參數資料
| 型號： | 6PAIC3106IRGZRQ1 |
| 廠商： | Texas Instruments |
| 文件頁數： | 29/103頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC AUDIO CODEC STEREO 48-QFN |
| 標準包裝： | 1 |
| 類型： | 立體聲音頻 |
| 數據接口： | 串行 |
| 分辨率（位）： | 24 b |
| ADC / DAC 數量： | 2 / 2 |
| 三角積分調變： | 是 |
| S/N 比，標準 ADC / DAC (db)： | 92 / 102（差分），92 / 95（單端） |
| 動態(tài)范圍，標準 ADC / DAC (db)： | 91 / 99（差分），91 / 92（單端） |
| 電壓 - 電源，模擬： | 2.7 V ~ 3.6 V |
| 電壓 - 電源，數字： | 1.1 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤 |
| 供應商設備封裝： | 48-VQFN 裸露焊盤（7x7） |
| 包裝： | 標準包裝 |
| 產品目錄頁面： | 1077 (CN2011-ZH PDF) |
| 其它名稱： | 296-25253-6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁
SLAS663B – AUGUST 2009 – REVISED OCTOBER 2012
Table 3. Typical MCLK Rates (continued)
fS(ref) = 48 kHz
MCLK (MHz)
P
R
J
D
ACHIEVED fS(ref)
% ERROR
2.048
1
48
0
48000.00
0.0000
3.072
1
32
0
48000.00
0.0000
4.096
1
24
0
48000.00
0.0000
6.144
1
16
0
48000.00
0.0000
8.192
1
12
0
48000.00
0.0000
12.0
1
8
1920
48000.00
0.0000
13.0
1
7
5618
47999.71
–0.0006
16.0
1
6
1440
48000.00
0.0000
19.2
1
5
1200
48000.00
0.0000
19.68
1
4
9951
47999.79
–0.0004
48.0
4
1
8
1920
48000.00
0.0000
The TLV320AIC3106 can also output a separate clock on the GPIO1 pin. If the PLL is being used for the audio
data converter clock, the M and N settings can be used to provide a divided version of the PLL output. If the PLL
is not being used for the audio data converter clock, the PLL can still be enabled to provide a completely
independent clock output on GPIO1. The formula for the GPIO1 clock output when PLL is enabled and
CLKMUX_OUT is 0 is:
GPIO1 = (PLLCLK_IN× 2 × K × R) / (M × N × P)
When CLKMUX_OUT is 1, regardless of whether PLL is enabled or disabled, the input to the clock output divider
can be selected as MCLK, BCLK, or GPIO2. Is this case, the formula for the GPIO1 clock is:
GPIO1 = (CLKDIV_IN × 2) / (M × N), where
M = 1, 2, 4, 8
N = 2, 3, …, 17
CLKDIV_IN can be BCLK, MCLK, or GPIO2, selected by page 0, register 102, bits D7-D6
STEREO AUDIO ADC
The TLV320AIC3106 includes a stereo audio ADC, which uses a delta-sigma modulator with 128-times
oversampling in single-rate mode, followed by a digital decimation filter. The ADC supports sampling rates from 8
kHz to 48 kHz in single-rate mode, and up to 96 kHz in dual-rate mode. Whenever the ADC or DAC is in
operation, the device requires that an audio master clock be provided and appropriate audio clock generation be
set up within the device.
In order to provide optimal system power dissipation, the stereo ADC can be powered one channel at a time, to
support the case where only mono record capability is required. In addition, both channels can be fully powered
or entirely powered down.
The integrated digital decimation filter removes high-frequency content and downsamples the audio data from an
initial sampling rate of 128 fS to the final output sampling rate of fS. The decimation filter provides a linear phase
output response with a group delay of 17/fS. The –3-dB bandwidth of the decimation filter extends to 0.45 fS and
scales with the sample rate (fS). The filter has minimum 75-dB attenuation over the stop band from 0.55 fS to 64
fS. Independent digital high-pass filters are also included with each ADC channel, with a corner frequency that
can be independently set.
Because of the oversampling nature of the audio ADC and the integrated digital decimation filtering,
requirements for analog antialiasing filtering are very relaxed. The TLV320AIC3106 integrates a second-order
analog antialiasing filter with 20-dB attenuation at 1 MHz. This filter, combined with the digital decimation filter,
provides sufficient antialiasing filtering without requiring additional external components.
The ADC is preceded by a programmable gain amplifier (PGA), which allows analog gain control from 0 dB to
59.5 dB in steps of 0.5 dB. The PGA gain changes are implemented with an internal soft-stepping algorithm that
only changes the actual volume level by one 0.5-dB step every one or two ADC output samples, depending on
the register programming (see page 0, registers 19 and 22). This soft-stepping ensures that volume control
changes occur smoothly with no audible artifacts. On reset, the PGA gain defaults to a mute condition, and on
Copyright 2009–2012, Texas Instruments Incorporated
31
Product Folder Links: TLV320AIC3106-Q1
相關PDF資料 |
PDF描述 |
|---|---|
| 70001851 | DEVICE SERVER 1PORT SRL-ETHERNET |
| 73M1822-IM/F | MICRODAA VOICE DATA/FAX 42-QFN |
| 73M1866B-IM/F | MICRODAA SGL PCM HIGHWAY 42-QFN |
| 73M2901CE-IGVR/F | IC MODEM 3.3V V.22BIS 32-TQFP |
| 73S1209F-68IMR/F/P | IC SMART CARD READER PROG 68-QFN |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 6PAIC3109TRHBRQ1 | 功能描述:AUTOMOTIVE LOW-POWER 96KHZ MONO 制造商:texas instruments 系列:汽車級，AEC-Q100 包裝:剪切帶（CT） 零件狀態(tài):在售 類型:音頻 數據接口:I2C， I2S 分辨率（位）:16 b，20 b，24 b，32 b ADC/DAC 數:1 / 1 三角積分:是 信噪比，ADC/DAC（db）（典型值）:92 / 102 動態(tài)范圍，ADC/DAC（db）（典型值）:93 / 97 電壓 - 電源，模擬:2.7 V ~ 3.6 V 電壓 - 電源，數字:1.1 V ~ 3.6 V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應商器件封裝:32-VQFN（5x5） 標準包裝:1 |
| 6PAIC3254IRHBRQ1 | 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:IC STEREO AUDIO CODEC 1.8V 32QFN 制造商:Texas Instruments 功能描述:AUDIO CODEC, 32BIT, 192KSPS, VQFN-32, Audio CODEC Type:Stereo, No. of ADCs:2, No |
| 6PA-J45 | 功能描述:開關配件 LIMT SWITCH -OT RoHS:否 制造商:C&K Components 類型:Cap 用于:Pushbutton Switches 設計目的: |
| 6-PAK | 制造商:CANDD 制造商全稱:C&D Technologies 功能描述:PROGRAMMABLE DC/DC CONVERTER |
| 6PC-03 | 制造商:TE Connectivity 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。