filter is designed to maintain at least 65-dB rejection of " />
參數(shù)資料
型號: 6PAIC3106IRGZRQ1
廠商: Texas Instruments
文件頁數(shù): 36/103頁
文件大?。?/td> 0K
描述: IC AUDIO CODEC STEREO 48-QFN
標(biāo)準(zhǔn)包裝: 1
類型: 立體聲音頻
數(shù)據(jù)接口: 串行
分辨率(位): 24 b
ADC / DAC 數(shù)量: 2 / 2
三角積分調(diào)變:
S/N 比,標(biāo)準(zhǔn) ADC / DAC (db): 92 / 102(差分),92 / 95(單端)
動態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db): 91 / 99(差分),91 / 92(單端)
電壓 - 電源,模擬: 2.7 V ~ 3.6 V
電壓 - 電源,數(shù)字: 1.1 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 48-VQFN 裸露焊盤(7x7)
包裝: 標(biāo)準(zhǔn)包裝
產(chǎn)品目錄頁面: 1077 (CN2011-ZH PDF)
其它名稱: 296-25253-6
SLAS663B – AUGUST 2009 – REVISED OCTOBER 2012
filter is designed to maintain at least 65-dB rejection of images that land below 7.455 fS. In order to utilize the
programmable interpolation capability, the fS(ref) should be programmed to a higher rate (restricted to be in the
range of 39 kHz to 53 kHz when the PLL is in use), and the actual fS is set using the NDAC divider. For example,
if fS = 8 kHz is required, then fS(ref) can be set to 48 kHz, and the DAC fS set to fS(ref)/6. This ensures that all
images of the 8-kHz data are sufficiently attenuated well beyond a 20-kHz audible frequency range.
DELTA-SIGMA AUDIO DAC
The stereo audio DAC incorporates a third order multi-bit delta-sigma modulator followed by an analog
reconstruction filter. The DAC provides high-resolution, low-noise performance, using oversampling and noise
shaping techniques. The analog reconstruction filter design consists of a 6-tap analog FIR filter followed by a
continuous time RC filter. The analog FIR operates at a rate of 128 × fS(ref) (6.144 MHz when fS(ref) = 48 kHz,
5.6448 MHz when fS(ref) = 44.1 kHz). Note that the DAC analog performance may be degraded by excessive
clock jitter on the MCLK input. Therefore, care must be taken to keep jitter on this clock to a minimum.
AUDIO DAC DIGITAL VOLUME CONTROL
The audio DAC includes a digital volume control block which implements a programmable digital gain. The
volume level can be varied from 0 dB to –63.5 dB in 0.5-dB steps, in addition to a mute bit, independently for
each channel. The volume level of both channels can also be changed simultaneously by the master volume
control. Gain changes are implemented with a soft-stepping algorithm, which only changes the actual volume by
one step per input sample, either up or down, until the desired volume is reached. The rate of soft-stepping can
be slowed to one step per two input samples through a register bit.
Because of soft-stepping, the host does not know when the DAC has been actually muted. This may be
important if the host wishes to mute the DAC before making a significant change, such as changing sample
rates. In order to help with this situation, the device provides a flag back to the host via a read-only register bit
that alerts the host when the part has completed the soft-stepping and the actual volume has reached the
desired volume level. The soft-stepping feature can be disabled through register programming. If soft-stepping is
enabled, the MCLK signal should be kept applied to the device until the DAC power-down flag is set. When this
flag is set, the internal soft-stepping process and power down sequence is complete, and the MCLK can then be
stopped if desired.
The TLV320AIC3106 also includes functionality to detect when the user switches on or off the de-emphasis or
digital audio processing functions, to first (1) soft-mute the DAC volume control, (2) change the operation of the
digital effects processing, and (3) soft-unmute the part. This avoids any possible pop/clicks in the audio output
due to instantaneous changes in the filtering. A similar algorithm is used when first powering up or down the
DAC. The circuit begins operation at power up with the volume control muted, then soft-steps it up to the desired
volume level. At power down, the logic first soft-steps the volume down to a mute level, then powers down the
circuitry.
INCREASING DAC DYNAMIC RANGE
The TLV320AIC3106 allows trading off dynamic range with power consumption. The DAC dynamic range can be
increased by writing to Page 0, Register 109 bits D7-D6. The lowest DAC current setting is the default, and the
dynamic range is displayed in the datasheet table. Increasing the current can increase the DAC dynamic range
by up to 1.5dB.
ANALOG OUTPUT COMMON-MODE ADJUSTMENT
The output common-mode voltage and output range of the analog output are determined by an internal bandgap
reference, in contrast to other codecs that may use a divided version of the supply. This scheme is used to
reduce the coupling of noise that may be on the supply (such as 217-Hz noise in a GSM cellphone) into the
audio signal path.
38
Copyright 2009–2012, Texas Instruments Incorporated
Product Folder Links: TLV320AIC3106-Q1
相關(guān)PDF資料
PDF描述
70001851 DEVICE SERVER 1PORT SRL-ETHERNET
73M1822-IM/F MICRODAA VOICE DATA/FAX 42-QFN
73M1866B-IM/F MICRODAA SGL PCM HIGHWAY 42-QFN
73M2901CE-IGVR/F IC MODEM 3.3V V.22BIS 32-TQFP
73S1209F-68IMR/F/P IC SMART CARD READER PROG 68-QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
6PAIC3109TRHBRQ1 功能描述:AUTOMOTIVE LOW-POWER 96KHZ MONO 制造商:texas instruments 系列:汽車級,AEC-Q100 包裝:剪切帶(CT) 零件狀態(tài):在售 類型:音頻 數(shù)據(jù)接口:I2C, I2S 分辨率(位):16 b,20 b,24 b,32 b ADC/DAC 數(shù):1 / 1 三角積分:是 信噪比,ADC/DAC(db)(典型值):92 / 102 動態(tài)范圍,ADC/DAC(db)(典型值):93 / 97 電壓 - 電源,模擬:2.7 V ~ 3.6 V 電壓 - 電源,數(shù)字:1.1 V ~ 3.6 V 工作溫度:-40°C ~ 105°C(TA) 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商器件封裝:32-VQFN(5x5) 標(biāo)準(zhǔn)包裝:1
6PAIC3254IRHBRQ1 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:IC STEREO AUDIO CODEC 1.8V 32QFN 制造商:Texas Instruments 功能描述:AUDIO CODEC, 32BIT, 192KSPS, VQFN-32, Audio CODEC Type:Stereo, No. of ADCs:2, No
6PA-J45 功能描述:開關(guān)配件 LIMT SWITCH -OT RoHS:否 制造商:C&K Components 類型:Cap 用于:Pushbutton Switches 設(shè)計(jì)目的:
6-PAK 制造商:CANDD 制造商全稱:C&D Technologies 功能描述:PROGRAMMABLE DC/DC CONVERTER
6PC-03 制造商:TE Connectivity 功能描述: