參數(shù)資料
型號： 73S1217F-EB-LITE
廠商： Maxim Integrated Products
文件頁數(shù)： 85/93頁
文件大?。?/td> 0K
描述： BOARD EVAL 73S1217F CBL/DOC/CD
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 1
系列： *
73S12xxF Software User Guide
UG_12xxF_016
86
Rev. 1.50
4.5.1
EMV LEVEL I Certification Tests
The EMV compliant test suite follows the Payment System Environment specification. There are several
test labs, listed on the www.emvco.com website, qualified to perform these tests.
Currently, there are two available Protocol test suites that can be used to qualify for EMV Level I
compliance. Passing either of these suites will qualify as EMV Level I compliance. The Pseudo-CCID
code links to the two TSC libraries LAPI and HAPI which comply with both tests. However, since each
lab has its own test scripts and the test scripts differ according to the lab’s setup, the application layer
must be written and adapted specifically for each test lab’s requirements. The following subsections
describe the loopback tests that are to be written either on the host side or added to the TSC Pseudo-
CCID firmware.
4.5.1.1 EMV Test Mode
An EMV test (or session) is defined as a Command/Response pair that runs from the Activation of the
card to the Deactivation of the card. A Block Transfer may or may not occur during the session
depending on the card’s ATR response.
The host may set up the EMV PSE test environment via the USB CCID Card Control command (Escape
command). The first parameter byte (B1) of the Escape command must specifically indicate whether a
test mode is invoked and if so, it should be invoked using the MCI, VISA I or VISA II test environment.
Review the Escape command section for details about this test mode.
Following a successful Escape command, the host should start the test by sending the PowerOn
command (ScardConnect). Depending on the status of the ATR (good or bad), the host should send an
empty Block Transfer command without the APDU command (command length = 0). For example: 6F
00 00 00 00… CRC.
The test loopback will be handled by the firmware and upon completion of each test, the firmware will
respond to the host with the status, indicating whether the test session completed with a successful
return code or not. An unsuccessful return code may or may not indicate that the test failed. The test
result (test passed or test failed) is determined only by the card side.
Figure 11 depicts the minimal coding required on the host side to invoke the EMV PSE test environment.
相關(guān)PDF資料
PDF描述
UPT2D221MHD6 CAP ALUM 220UF 200V 20% RADIAL
MAX5391NEVMINIQU+ EVAL KIT MAX5391
GSC08DRTN-S93 CONN EDGECARD 16POS DIP .100 SLD
CM453232-R56KL INDUCTOR 560NH 520MA SMD
REC15-1212D/H3 CONV DC/DC 15W 12VIN +/-12VOUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
73S1217F-IMR/F 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Bus-Powered 80515 System-on-Chip with USB, ISO 7816 / EMV, PINpad and More
73S13B 制造商:QUARTZCOM 制造商全稱:QUARTZCOM the communications company 功能描述:-20 ~ +70 °C commercia l application -30 ~ +75 °C on request
73S5040G01X0A 制造商:NEX Computers 功能描述:INTEL 40GB SSD - Bulk
73S8009C 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Versatile Power Management and Smart Card Interface IC
73S8009C-20IM/F 功能描述:輸入/輸出控制器接口集成電路 Smart Card Interface IC RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*