![](http://datasheet.mmic.net.cn/230000/79RC32438-200BB_datasheet_15568909/79RC32438-200BB_3.png)
Notes
79RC32438 User Reference Manual
i
November 4, 2002
About This Manual
Introduction
This user reference manual includes hardware and software information on the RC32438, a high perfor-
mance integrated processor that combines a high performance 32-bit CPU core with system logic to
provide direct connection to boot memory, main memory, I/O, and PCI. It also includes on-chip peripherals
such as DMA channels, reset circuitry, interrupts, timers, and UARTs. Each chapter is designed to cover the
following topics:
High level feature summary of the specific module
Summary of the register set associates with a specific module
Outline of the operation of the module
Detailed register description.
Finding Additional Information
Information not included in this manual such as mechanicals, package pin-outs, and electrical character-
istics can be found in the data sheet for this device, which is available from the IDT website
(www.idt.com)
as well as through your local IDT sales representative.
Content Summary
Chapter 1, “RC32438 Device Overview,”
provides a complete introduction to the performance capabil-
ities of the RC32438. Included in this chapter is a summary of features for the device as well as a system
block diagram and internal register maps.
Chapter 2, “MIPS32 4Kc Processor Core,”
provides basic information on the architecture and opera-
tion of the 4Kc processor core from MIPS Technologies as it applies to the RC32438.
Chapter 3, “Clocking and Initialization,”
discusses the reset initialization sequence required by the
RC32438 and provides information on boot vector settings and clock signals.
Chapter 4, “System Integrity Functions,”
discusses system integrity functions, including the registers
that log system activity and that can be used to indicate the source of hardware or software errors.
Chapter 5, “Bus Arbitration,”
describes the internal arbitration mechanism used among the various
on-chip modules. The chapter also describes the bus protocol used by an external bus master to gain
ownership of the memory and peripheral bus.
Chapter 6, “Device Controller,”
describes the operation of the device controller, including registers
and device transactions, which provides a glueless interface to SRAMs, ROMs/PROMs/EEPROMs, dual
port memories, and other devices.
Chapter 7, “Double Data Rate (DDR) Controller,”
describes the features, functions, and operation of
the DDR Controller, including a description of the registers.
Chapter 8, “Interrupt Controller,”
provides information about the interrupt controller and interrupt
source descriptions.
Chapter 9, “DMA Controller,”
describes the DMA controller, channels, descriptors, registers, transac-
tions, and operations.
Chapter 10, “PCI Bus Interface,”
describes the features, functions, and operations of the PCI bus
interface on the RC32438.
Chapter 11, “Ethernet Interfaces,”
discusses the two Ethernet interfaces on the RC32438 which can
be used in applications such as SOHO routers or high speed modems for PCs.