![](http://datasheet.mmic.net.cn/230000/79RC32438-200BB_datasheet_15568909/79RC32438-200BB_455.png)
IDT Debugging and Performance Monitoring
Event Monitor
79RC32438 User Reference Manual
18 - 19
November 4, 2002
Notes
The event monitor 0 count register has a corresponding compare register. When the value of the
COUNT field in EM0COUNT equals or is greater than the value in the COMPARE field of EM0COMPARE,
then the Triggered (T) bit in the EM0COMPARE register is set. The T bit in the EM0COMPARE register is
presented to the interrupt controller as an interrupt source.
When the EJTAG Debug Interrupt Enable (DIE) bit is set in the EM0COMPARE register, an EJTAG
debug interrupt request is generated to the CPU core whenever the T bit is set in the EM0COMPARE
register. This allows synchronization between the event monitor and an external EJTAG ICE.
Note:
The state of event monitor registers is
not
modified due to a warm reset (i.e., they are not
reset).
Note:
When an event that occurs at the PCLK clock frequency is selected as an event monitor
event source (e.g., CPU instruction executed), the event counter value may be overstated by up
to 12 cycles due to synchronization delays (the counter is updated every 12 CPU cycles).
43
IPBus transaction that transferred between 33 and 48 bytes
44
IPBus transaction that transferred between 49 and 64 bytes
45
IPBus unaligned transfer transaction (i.e., a transaction starting on a
non-word boundary)
46
Number of IPBus transaction merges (each merge is countered within
a transaction)
47
IPBus master index 0 transaction
48
IPBus master index 1 transaction
49
IPBus master index 2 transaction
50
IPBus master index 3 transaction
51
IPBus master index 4 transaction
52
IPBus master index 5 transaction
53
IPBus master index 6 transaction
54
IPBus master index 7 transaction
55
IPBus master index 8 transaction
56
IPBus master index 9 transaction
57
IPBus master index 10 transaction
58
IPBus master index 11 transaction
59
IPBus master index 12 transaction
60
External memory and peripheral bus master granted bus
61
IPBus master index 14 transaction
62
IPBus master index 15 transaction
63
IPBus master index 16 transaction
1.
This field records a maximum count. A shadow counter is maintained that records the actual count, and
this counter is incremented only when a shadow count exceeds the value in an actual counter that selects
this event.
Event Index
Event Description
Table 18.2 Event Monitor Sources (Part 3 of 3)