xii
82801BA ICH2
Datasheet
8
Hub Interface to PCI Bridge Registers (D30:F0) .......................................................8-1
8.1
PCI Configuration Registers (D30:F0)..........................................................8-1
8.1.1
VID—Vendor ID Register (HUB-PCI—D30:F0)...............................8-2
8.1.2
DID—Device ID Register (HUB-PCI—D30:F0)................................8-2
8.1.3
CMD—Command Register (HUB-PCI—D30:F0).............................8-3
8.1.4
PD_STS—Primary Device Status Register
(HUB-PCI—D30:F0) ........................................................................8-4
8.1.5
REVID—Revision ID Register (HUB-PCI—D30:F0)........................8-4
8.1.6
SCC—Sub-Class Code Register (HUB-PCI—D30:F0)....................8-5
8.1.7
BCC—Base-Class Code Register (HUB-PCI—D30:F0)..................8-5
8.1.8
PMLT—Primary Master Latency Timer Register
(HUB-PCI—D30:F0) ........................................................................8-5
8.1.9
HEADTYP—Header Type Register (HUB-PCI—D30:F0)................8-5
8.1.10 PBUS_NUM—Primary Bus Number Register
(HUB-PCI—D30:F0) ........................................................................8-6
8.1.11 SBUS_NUM—Secondary Bus Number Register
(HUB-PCI—D30:F0) ........................................................................8-6
8.1.12 SUB_BUS_NUM—Subordinate Bus Number Register
(HUB-PCI—D30:F0) ........................................................................8-6
8.1.13 SMLT—Secondary Master Latency Timer Register
(HUB-PCI—D30:F0) ........................................................................8-6
8.1.14 IOBASE—I/O Base Register (HUB-PCI—D30:F0)..........................8-7
8.1.15 IOLIM—I/O Limit Register (HUB-PCI—D30:F0)..............................8-7
8.1.16 SECSTS—Secondary Status Register (HUB-PCI—D30:F0)...........8-8
8.1.17 MEMBASE—Memory Base Register (HUB-PCI—D30:F0).............8-9
8.1.18 MEMLIM—Memory Limit Register (HUB-PCI—D30:F0) .................8-9
8.1.19 PREF_MEM_BASE—Prefetchable Memory Base Register
(HUB-PCI—D30:F0) ........................................................................8-9
8.1.20 PREF_MEM_MLT—Prefetchable Memory Limit Register
(HUB-PCI—D30:F0) ......................................................................8-10
8.1.21 IOBASE_HI—I/O Base Upper 16 Bits Register
(HUB-PCI—D30:F0) ......................................................................8-10
8.1.22 IOLIM_HI—I/O Limit Upper 16 Bits Register
(HUB-PCI—D30:F0) ......................................................................8-10
8.1.23 INT_LINE—Interrupt Line Register (HUB-PCI—D30:F0) ..............8-10
8.1.24 BRIDGE_CNT—Bridge Control Register (HUB-PCI—D30:F0).....8-11
8.1.25 BRIDGE_CNT2—Bridge Control Register 2
(HUB-PCI—D30:F0) ......................................................................8-11
8.1.26 CNF—ICH2 Configuration Register (HUB-PCI—D30:F0) .............8-12
8.1.27 MTT—Multi-Transaction Timer Register (HUB-PCI—D30:F0)......8-12
8.1.28 PCI_MAST_STS—PCI Master Status Register
(HUB-PCI—D30:F0) ......................................................................8-13
8.1.29 ERR_CMD—Error Command Register (HUB-PCI—D30:F0)........8-13
8.1.30 ERR_STS—Error Status Register (HUB-PCI—D30:F0)................8-14
Powered by ICminer.com Electronic-Library Service CopyRight 2003