Intel
82801BA ICH2 Datasheet
9-53
LPC Interface Bridge Registers (D31:F0)
9.7.5
RST_CNT—Reset Control Register
I/O Address:
Default Value:
Lockable:
CF9h
00h
No
Attribute:
Size:
Power Well:
R/W
8-bit
Core
9.8
Power Management Registers (D31:F0)
The power management registers are distributed within the PCI Device 31: Function 0 space, as
well as a separate I/O range. Each register is described below. Unless otherwise indicate, bits are in
the main (core) power well.
Bits not explicitly defined in each register are assumed to be reserved. When writing to a reserved
bit, the value should always be 0. Software should not attempt to use the value read from a reserved
bit, as it may not be consistently 1 or 0.
9.8.1
Power Management PCI Configuration Registers (D31:F0)
Table 9-8
shows a small part of the configuration space for PCI Device 31: Function 0. It includes
only those registers dedicated for power management. Some of the registers are only used for
Legacy Power management schemes.
Bit
Description
7:4
Reserved.
3
Full Reset (FULL_RST)
—R/W. This bit is used to determine the states of SLP_S3# and SLP_S5#
after a CF9 hard reset (SYS_RST =1 and RST_CPU is set to 1), after PWROK going low (with
RSMRST# high), or after two TCO time-outs.
1 = ICH2 will drive SLP_S3# and SLP_S5# low for 3–5 seconds.
0 = ICH2 will keep SLP_S3# and SLP_S5# high.
2
Reset Processor (RST_CPU)
—R/W. When this bit transitions from a 0 to a 1, it initiates a hard or
soft reset, as determined by the SYS_RST bit (bit 1 of this register).
1
System Reset (SYS_RST)
—R/W. This bit is used to determine a hard or soft reset to the
processor.
1 = When RST_CPU bit goes from 0 to 1, the ICH2 performs a hard reset by activating PCIRST# for
1 millisecond.
0 = When RST_CPU bit goes from 0 to 1, the ICH2 performs a soft reset by activating INIT# for 16
PCI clocks.
0
Reserved.
Table 9-8. PCI Configuration Map (PM—D31:F0)
Offset
Mnemonic
Register Name/Function
Default
Type
40h–43h
ACPI_BASE
ACPI Base Address
00000001h
R/W
44h
ACPI_CNTL
ACPI Control
00h
R/W
A0h
GEN_PMCON_1
General Power Management Configuration 1
0000h
R/W
A2h
GEN_PMCON_2
General Power Management Configuration 2
0000h
R/W
A4h
GEN_PMCON_3
General Power Management Configuration 3
00h
R/W
B8–BBh
GPI_ROUT
GPI Route Control
00000000h
R/W
C0
TRP_FWD_EN
I/O Monitor Trap Forwarding Enable
C4–CAh
MON[
n
]_TRP_RNG
I/O Monitor[4:7] Trap Range
0000h
R/W
CCh
MON_TRP_MSK
I/O Monitor Trap Range Mask
0000h
R/W
Powered by ICminer.com Electronic-Library Service CopyRight 2003