- 您現在的位置：買賣IC網 > PDF目錄42519 > 97022-99 (PEREGRINE SEMICONDUCTOR CORP) PLL FREQUENCY SYNTHESIZER, 300 MHz, UUC PDF資料下載
參數資料
| 型號： | 97022-99 |
| 廠商： | PEREGRINE SEMICONDUCTOR CORP |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 300 MHz, UUC |
| 封裝： | DIE |
| 文件頁數： | 3/15頁 |
| 文件大?。?/td> | 566K |
| 代理商： | 97022-99 |
Product Specification
PE97022
Page 11 of 15
Document No. 70-0235-05
│ www.psemi.com
2007-2010 Peregrine Semiconductor Corp. All rights reserved.
Serial Interface Mode
Serial Interface Mode is selected by setting the
Bmode
input “l(fā)ow” and the Smode input “high”.
While the E_WR input is “l(fā)ow” and the S_WR
input is “l(fā)ow”, serial input data (Sdata input), B0 to
B19, is clocked serially into the primary register on
the rising edge of Sclk, MSB (B0) first. The
contents from the primary register are transferred
into the secondary register on the rising edge of
either S_WR or Hop_WR according to the timing
diagram shown in Figure 11. Data is transferred
to the counters as shown in Table 7.
The double buffering provided by the primary and
secondary registers allows for “ping-pong” counter
control using the FSELS input. When FSELS is
“high”, the primary register contents set the
counter inputs. When FSELS is “l(fā)ow”, the
secondary register contents are utilized.
While the E_WR input is “high” and the S_WR
input is “l(fā)ow”, serial input data (Sdata input), B0 to
B7, is clocked serially into the enhancement
register on the rising edge of Sclk, MSB (B0) first.
The enhancement register is double buffered to
prevent inadvertent control changes during serial
loading, with buffer capture of the serially-entered
data performed on the falling edge of E_WR
according to the timing diagram shown in
Figure 11. After the falling edge of E_WR, the
data provides control bits as shown in Table 8 with
bit functionality enabled by asserting the Enh input
“l(fā)ow”.
Direct Interface Mode
Direct Interface Mode is selected by setting the
Bmode
input “high”.
Counter control bits are set directly at the pins as
shown in Table 7. In Direct Interface Mode, main
counter inputs M7 and M8, and R Counter inputs
R4 and R5 are internally forced low (“0”).
MSB (first in)
(last in) LSB
Table 7. Primary Register Programming
Table 8. Enhancement Register Programming
*Serial data clocked serially on Sclk rising edge while E_WR “l(fā)ow” and captured in secondary register on S_WR rising edge.
*Serial data clocked serially on Sclk rising edge while E_WR “high” and captured in the double buffer on E_WR falling edge.
MSB (first in)
(last in) LSB
Interface
Mode
Enh
Bmode
Smode
R5
R4
M8
M7
Pre_en
M6
M5
M4
M3
M2
M1
M0
R3
R2
R1
R0
A3
A2
A1
A0
Parallel
1
0
M2_WR rising edge load
M1_WR rising edge load
A_WR rising edge load
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
Serial*
1
0
1
B0
B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
B18
B19
Direct
1
X
0
Pre_en M6
M5
M4
M3
M2
M1
M0
R3
R2
R1
R0
A3
A2
A1
A0
Interface
Mode
Enh
Bmode
Smode
Reserved
Power
down
Counter
load
MSEL
output
Prescaler
output
fc, fp OE
Parallel
0
E_WR rising edge load
D7
D6
D5
D4
D3
D2
D1
D0
Serial*
0
1
B0
B1
B2
B3
B4
B5
B6
B7
相關PDF資料 |
PDF描述 |
|---|---|
| 97022-01 | PLL FREQUENCY SYNTHESIZER, 300 MHz, CQCC44 |
| 97042-01 | PHASE LOCKED LOOP, CQCC44 |
| 97042-11 | PHASE LOCKED LOOP, 300 MHz, CQCC44 |
| 97042-99 | PHASE LOCKED LOOP, 300 MHz, UUC |
| 97050-1020 | PZA320, IC SOCKET |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 9702-2SL-1 | 制造商:Johanson Manufacturing 功能描述:VARIABLE CAPACITOR 制造商:Johanson 功能描述:9702-2SL-1 |
| 9702-2SL-1R3 | 制造商:Johanson Manufacturing 功能描述:VARIABLE CAPACITOR |
| 97023 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fuse |
| 970230321 | 功能描述:Hex Spacer Threaded M3x0.5 Steel 0.906" (23.00mm) 制造商:wurth electronics inc 系列:WA-SSTII 零件狀態(tài):新產品 類型:六角襯墊 有絲/無絲:有螺紋 公母:母頭，母頭 螺釘，螺紋規(guī)格:M3x0.5 直徑 - 內部:- 直徑 - 外部:0.217"（5.50mm） 六角形 板間高度:0.906"（23.00mm） 長度 - 總:0.906"（23.00mm） 特性:表面貼裝型 材料:鋼 鍍層:鋅 顏色:- 重量:- 標準包裝:1,000 |
| 970230481 | 功能描述:Hex Spacer Threaded M4 Steel 0.906" (23.00mm) 制造商:wurth electronics inc 系列:WA-SSTII 零件狀態(tài):新產品 類型:六角襯墊 有絲/無絲:有螺紋 公母:母頭，母頭 螺釘，螺紋規(guī)格:M4 直徑 - 內部:- 直徑 - 外部:0.315"（8.00mm） 六角形 板間高度:0.906"（23.00mm） 長度 - 總:0.906"（23.00mm） 特性:表面貼裝型 材料:鋼 鍍層:鋅 顏色:- 重量:- 標準包裝:500 |
發(fā)布緊急采購，3分鐘左右您將得到回復。