- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄42519 > 97022-99 (PEREGRINE SEMICONDUCTOR CORP) PLL FREQUENCY SYNTHESIZER, 300 MHz, UUC PDF資料下載
參數(shù)資料
| 型號(hào)： | 97022-99 |
| 廠商： | PEREGRINE SEMICONDUCTOR CORP |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 300 MHz, UUC |
| 封裝： | DIE |
| 文件頁(yè)數(shù)： | 5/15頁(yè) |
| 文件大?。?/td> | 566K |
| 代理商： | 97022-99 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
Product Specification
PE97022
Page 13 of 15
Document No. 70-0235-05
│ www.psemi.com
2007-2010 Peregrine Semiconductor Corp. All rights reserved.
PD_
pulses result in an increase in VCO
frequency and PD_D
results in a decrease in VCO
frequency.
A lock detect output, LD is also provided, via the
pin Cext. Cext is the logical “NAND” of PD_
and
PD_D
waveforms, which is driven through a series
2k ohm resistor. Connecting Cext to an external
shunt capacitor provides integration. Cext also
drives the input of an internal inverting comparator
with an open drain output. Thus LD is an “AND”
function of PD_
and PD_D
. See Figure 6 for a
schematic of this circuit.
Enhancement Register
The functions of the enhancement register bits are shown below with all bits active “high”.
Table 9. Enhancement Register Bit Functionality
** Program to 0
Phase Detector
The phase detector is triggered by rising edges
from the main Counter (fp) and the reference
counter (fc). It has two outputs, namely PD_
,
and PD_D
. If the divided VCO leads the divided
reference in phase or frequency (fp leads fc), PD_D
pulses “l(fā)ow”. If the divided reference leads the
divided VCO in phase or frequency (fr leads fp),
PD_
pulses “l(fā)ow”. The width of either pulse is
directly proportional to phase offset between the
two input signals, fp and fc. The phase detector
gain is 430 mV / radian.
PD_
and PD_D
are designed to drive an active
loop filter which controls the VCO tune voltage.
Bit Function
Description
Bit 0
Reserved**
Bit 1
Reserved**
Bit 2
Reserved**
Bit 3
Power down
Power down of all functions except programming interface.
Bit 4
Counter load
Immediate and continuous load of counter programming as directed by the Bmode and
Smode inputs.
Bit 5
MSEL output
Drives the internal dual modulus prescaler modulus select (MSEL) onto the Dout output.
Bit 6
Prescaler output
Drives the raw internal prescaler output (fmain) onto the Dout output.
Bit 7
fp, fc OE
fp, fc outputs disabled.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 97022-01 | PLL FREQUENCY SYNTHESIZER, 300 MHz, CQCC44 |
| 97042-01 | PHASE LOCKED LOOP, CQCC44 |
| 97042-11 | PHASE LOCKED LOOP, 300 MHz, CQCC44 |
| 97042-99 | PHASE LOCKED LOOP, 300 MHz, UUC |
| 97050-1020 | PZA320, IC SOCKET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9702-2SL-1 | 制造商:Johanson Manufacturing 功能描述:VARIABLE CAPACITOR 制造商:Johanson 功能描述:9702-2SL-1 |
| 9702-2SL-1R3 | 制造商:Johanson Manufacturing 功能描述:VARIABLE CAPACITOR |
| 97023 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fuse |
| 970230321 | 功能描述:Hex Spacer Threaded M3x0.5 Steel 0.906" (23.00mm) 制造商:wurth electronics inc 系列:WA-SSTII 零件狀態(tài):新產(chǎn)品 類型:六角襯墊 有絲/無(wú)絲:有螺紋 公母:母頭，母頭 螺釘，螺紋規(guī)格:M3x0.5 直徑 - 內(nèi)部:- 直徑 - 外部:0.217"（5.50mm） 六角形 板間高度:0.906"（23.00mm） 長(zhǎng)度 - 總:0.906"（23.00mm） 特性:表面貼裝型 材料:鋼 鍍層:鋅 顏色:- 重量:- 標(biāo)準(zhǔn)包裝:1,000 |
| 970230481 | 功能描述:Hex Spacer Threaded M4 Steel 0.906" (23.00mm) 制造商:wurth electronics inc 系列:WA-SSTII 零件狀態(tài):新產(chǎn)品 類型:六角襯墊 有絲/無(wú)絲:有螺紋 公母:母頭，母頭 螺釘，螺紋規(guī)格:M4 直徑 - 內(nèi)部:- 直徑 - 外部:0.315"（8.00mm） 六角形 板間高度:0.906"（23.00mm） 長(zhǎng)度 - 總:0.906"（23.00mm） 特性:表面貼裝型 材料:鋼 鍍層:鋅 顏色:- 重量:- 標(biāo)準(zhǔn)包裝:500 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。