參數(shù)資料
型號(hào): A0800AMS3C
廠商: ADVANCED MICRO DEVICES INC
元件分類(lèi): 微控制器/微處理器
英文描述: 32-BIT, 800 MHz, MICROPROCESSOR, CPGA462
封裝: STAGGERED, CERAMIC, PGA-453
文件頁(yè)數(shù): 19/90頁(yè)
文件大?。?/td> 1492K
代理商: A0800AMS3C
12
Power Management
Chapter 4
AMD Athlon Processor Model 4 Data Sheet
23792H—March 2001
Preliminary Information
4.2
Connect and Disconnect Protocol
Significant power savings of the AMD Athlon Processor Model
4 only occurs if the processor is disconnected from the system
bus by the Northbridge while in the Halt or Stop Grant state.
The Northbridge can optionally initiate a bus disconnect upon
the receipt of a Halt or Stop Grant special cycle. The option of
disconnecting is controlled by an enable bit in the Northbridge.
If the Northbridge requires the processor to service a probe
after the system bus has been disconnected, it must first
initiate a system bus connect.
Connect Protocol
In addition to the legacy STPCLK# signal and the Halt and Stop
Grant special cycles, the AMD Athlon system bus connect
protocol includes the CONNECT, PROCRDY, and CLKFWDRST
signals and a Connect special cycle.
AMD Athlon system bus disconnects are initiated by the
Northbridge in response to the receipt of a Halt or Stop Grant
special cycle. Reconnect is initiated by the processor in
response to an interrupt for Halt, STPCLK# deassertion, or by
the Northbridge to service a probe.
The Northbridge contains BIOS programmable registers to
enable the system bus disconnect in response to Halt and Stop
Grant special cycles. When the Northbridge receives the Halt or
Stop Grant special cycle from the processor and, if there are no
outstanding probes or data movements, the Northbridge
deasserts CONNECT a minimum of eight SYSCLK periods after
the last command sent to the processor. The processor detects
the deassertion of CONNECT on a rising edge of SYSCLK, and
deasserts PROCRDY to the Northbridge. In return, the
No rthbridg e as se rts CLK F WD R S T in anticipa tio n of
reestablishing a connection at some later point.
Note: The Northbridge must disconnect the processor from the
AMD Athlon system bus before issuing the Stop Grant
special cycle to the PCI bus, or passing the Stop Grant
special cycle to the Southbridge for systems that connect to
the Southbridge with HyperTransport technology.
This note applies to current chipset implementation:
alternate chipset implementations that do not require this
are possible.
相關(guān)PDF資料
PDF描述
A1101LUA-T Continuous-Time Switch Family
A1148EUATI-T SPECIALTY ANALOG CIRCUIT, PSIP3
A1181LUA Sensitive Two-Wire Field-Programmable Chopper-Stabilized Unipolar Hall-Effect Switches
A11A-10-B-D-1 10 CONTACT(S), MALE, DIP CONNECTOR, IDC, PLUG
A1301KUA Continuous-Time Ratiometric Linear Hall Effect Sensors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A08014T00AP 制造商:Panasonic Industrial Company 功能描述:SUB ONLY TRAY
A-08-018 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:A-08-018
A08023-000 制造商:TE Connectivity 功能描述:POLYOLEFINS ETC - Bulk 制造商:TE Connectivity 功能描述:V2-13.0-4-FSP-SM
A0802970 功能描述:SHELF/CABLE ASSY FOR HMFLEX-1 RoHS:否 類(lèi)別:電源 - 外部/內(nèi)部(非板載) >> 配件 系列:HMFLEX-1 標(biāo)準(zhǔn)包裝:1 系列:VS/MP 附件類(lèi)型:連接器套件 適用于相關(guān)產(chǎn)品:-
A0805 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:ACTIVE (DIGITAL) DELAY LINES