- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298733 > A0800AMS3C (ADVANCED MICRO DEVICES INC) 32-BIT, 800 MHz, MICROPROCESSOR, CPGA462 PDF資料下載
參數(shù)資料
| 型號： | A0800AMS3C |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 800 MHz, MICROPROCESSOR, CPGA462 |
| 封裝： | STAGGERED, CERAMIC, PGA-453 |
| 文件頁數(shù)： | 74/90頁 |
| 文件大小： | 1492K |
| 代理商： | A0800AMS3C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁當(dāng)前第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
62
Pin Descriptions
Chapter 10
AMD Athlon Processor Model 4 Data Sheet
23792H—March 2001
Preliminary Information
10.3
Detailed Pin Descriptions
The information in this section pertains to Table 17 on page 54.
A20M# Pin
A20M# is an input from the system used to simulate address
wrap-around in the 20-bit 8086.
AMD Pin
AMD Socket A processors do not implement a pin at location
AH6. All Socket A designs must have a top plate or cover that
blocks this pin location. When the cover plate blocks this
location, a non-AMD part (e.g., PGA370) does not fit into the
socket. However, socket manufacturers are allowed to have a
contact loaded in the AH6 position. Therefore, motherboard
socket design should account for the possibility that a contact
could be loaded in this position.
AMD Athlon System
Bus Pins
See the AMD Athlon System Bus Specification, order# 21902
for information about the system bus pins — PROCRDY,
PWROK, RE SE T#, S ADDI N[14 :2]#, S ADDI NC LK#,
SADD OUT[ 1 4 : 2 ] # , SADD OUTC LK#, S C HEC K [7:0]#,
SDATA[63 :0]#, SDATAINCLK[3:0]#, SDATAINVAL ID#,
SDATAOUTCLK[3:0]#, SDATAOUTVALID#, SFILLVALID#.
Analog Pin
Treat this pin as a NC.
APIC Pins, PICCLK,
PICD[1:0]#
The Advanced Programmable Interrupt Controller (APIC) is a
feature that provides a flexible and expandable means of
delivering interrupts in a system using an AMD processor. The
pins, PICD[1:0], are the bi-directional message-passing signals
used for the APIC and are driven to the Southbridge or a
dedicated I/O APIC. The pin, PICCLK, must be driven with a
valid clock input. For more information, see Table 14, “APIC
CLKFWDRST Pin
CLKFWDRST resets clock-forward circuitry for both the system
and processor.
CLKIN, RSTCLK
(SYSCLK) Pins
Connect CLKIN (AN17) with RSTCLK (AN19) and name it
SYSCLK. Connect CLKIN# (AL17) with RSTCLK# (AL19) and
name it SYSCLK#. Length match the clocks from the clock
generator to the Northbridge and processor. See “SYSCLK and
SYSCLK# Pins” on page 66 for more information.
CONNECT Pin
CON NECT is an input from the sy stem used for powe r
management and clock-forward initialization at reset.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A1101LUA-T | Continuous-Time Switch Family |
| A1148EUATI-T | SPECIALTY ANALOG CIRCUIT, PSIP3 |
| A1181LUA | Sensitive Two-Wire Field-Programmable Chopper-Stabilized Unipolar Hall-Effect Switches |
| A11A-10-B-D-1 | 10 CONTACT(S), MALE, DIP CONNECTOR, IDC, PLUG |
| A1301KUA | Continuous-Time Ratiometric Linear Hall Effect Sensors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A08014T00AP | 制造商:Panasonic Industrial Company 功能描述:SUB ONLY TRAY |
| A-08-018 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:A-08-018 |
| A08023-000 | 制造商:TE Connectivity 功能描述:POLYOLEFINS ETC - Bulk 制造商:TE Connectivity 功能描述:V2-13.0-4-FSP-SM |
| A0802970 | 功能描述:SHELF/CABLE ASSY FOR HMFLEX-1 RoHS:否 類別:電源 - 外部/內(nèi)部（非板載） >> 配件 系列:HMFLEX-1 標(biāo)準(zhǔn)包裝:1 系列:VS/MP 附件類型:連接器套件 適用于相關(guān)產(chǎn)品:- |
| A0805 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ACTIVE (DIGITAL) DELAY LINES |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。