- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄223291 > A1400AMT3C (ADVANCED MICRO DEVICES INC) 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA453 PDF資料下載
參數(shù)資料
| 型號(hào)： | A1400AMT3C |
| 廠(chǎng)商： | ADVANCED MICRO DEVICES INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA453 |
| 封裝： | STAGGERED, CERAMIC, PGA-453 |
| 文件頁(yè)數(shù)： | 20/90頁(yè) |
| 文件大小： | 1497K |
| 代理商： | A1400AMT3C |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)
Chapter 4
Power Management
13
23792I—June 2001
AMD Athlon Processor Model 4 Data Sheet
Preliminary Information
Note: In response to Halt special cycles, the Northbridge passes the
Halt
special
cycle
to
the
PCI
bus
or
Southbridge
immediately.
The processor can receive an interrupt after it sends a Halt
special cycle, or STPCLK# deassertion after it sends a Stop
Grant s pecial cy cle to the Nor thbridge but befo re the
disconnect actually occurs. In this case, the processor sends the
Connect spe cia l cycle to the Nor thbridge , rather than
continuing with the disconnect sequence. In response to the
Connect special cycle, the Northbridge cancels the disconnect
request.
The system is required to assert the CONNECT signal before
returning the C-bit for the connect special cycle (assuming
CONNECT has been deasserted). For more information, see the
AMD Athlon and AMD Duron System Bus Specification,
order# 21902 for the definition of the C-bit and the Connect
special cycle.
Figure 4 shows the sequence of events from a Northbridge
perspective, which leads to disconnecting the processor from
the AMD Athlon system bus and placing the processor in the
Stop Grant state.
Figure 4. Example of an AMD Athlon System Bus Disconnect Sequence
The following sequence of events describes how the processor is
placed in the Stop Grant state when bus disconnect is enabled
within the Northbridge:
1. The Southbridge asserts STPCLK# to place the processor in
the Stop Grant state.
2. When the processor recognizes STPCLK# asserted, the
processor enters the Stop Grant State, then issues a Stop
Grant special cycle on the AMD Athlon system bus.
Stop Grant
STPCLK#
CONNECT
PROCRDY
CLKFWDRST
PCI Bus
System Bus
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A1A1-0001-01 | FEMALE, RF STRAIGHT ADAPTER |
| A213SYZQ | TOGGLE SWITCH, SP3T, LATCHED AND MOMENTARY, 2A, 30VDC, PANEL MOUNT-THREADED |
| A22E-MK-11 | PUSHBUTTON SWITCH, SPST, MOMENTARY, 10A, 24VDC, PANEL MOUNT |
| A22E-SK-11 | PUSHBUTTON SWITCH, SPST, MOMENTARY, 10A, 24VDC, PANEL MOUNT |
| A22K-2AL-11 | ROTARY SWITCH-2POSITIONS, SPST, LATCHED, PANEL MOUNT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A1400HS 20 | 制造商:Thomas & Betts 功能描述:1/2 SLOT CHANNEL |
| A1400HS 20EG | 制造商:Thomas & Betts 功能描述:1/2 SLOT CHANNEL |
| A1400HS KIT | 制造商:Thomas & Betts 功能描述:6" LENGTH STRUT, GOLDGALV |
| A1400P 10 | 制造商:Thomas & Betts 功能描述:PUNCHED CHANNEL |
| A1400P 10HDG | 制造商:Thomas & Betts 功能描述:PUNCHED CHANNEL |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。