- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298744 > A42MX16-2VQ100 (Electronic Theatre Controls, Inc.) 40MX and 42MX FPGA Families PDF資料下載
參數(shù)資料
| 型號： | A42MX16-2VQ100 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 40MX and 42MX FPGA Families |
| 中文描述： | 40MX和42MX FPGA系列 |
| 文件頁數(shù)： | 37/120頁 |
| 文件大?。?/td> | 854K |
| 代理商： | A42MX16-2VQ100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
23
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
3.6.5.1
EEPROM Read/Write Access
The EEPROM Address Registers are accessible in the I/O space. The write access time for the
EEPROM is given in Table 3-1 on page 24. A self-timing function, however, lets the user soft-
ware detect when the next byte can be written. If the user code contains instructions that write
the EEPROM, some precautions must be taken. In heavily filtered power supplies, VCC is likely
to rise or fall slowly on power-up/down. This causes the device for some period of time to run at
a voltage lower than specified as minimum for the clock frequency used. See Section 3.6.5.5
“Preventing EEPROM Corruption” on page 27 for details on how to avoid problems in these
situations.
In order to prevent unintentional EEPROM writes, a specific write procedure must be followed.
Refer to Section 3.6.5.4 “The EEPROM Control Register – EECR” on page 24 for details on this.
When the EEPROM is read, the CPU is halted for four clock cycles before the next instruction is
executed. When the EEPROM is written, the CPU is halted for two clock cycles before the next
instruction is executed.
3.6.5.2
The EEPROM Address Register - EEARH, EEARL
Bits 15..9 - Res: Reserved Bits
These bits are reserved bits in the ATA6289 and will always read as zero.
Bits 8..0 - EEAR7..0: EEPROM Address
The EEPROM Address Register - EEAR specify the EEPROM address in the 320(256) bytes
EEPROM space. The EEPROM data bytes are addressed linearly between 0 and 319(255). The
initial value of EEAR is undefined. A proper value must be written before the EEPROM may be
accessed.
3.6.5.3
The EEPROM Data Register – EEDR
Bits 7..0 - EEDR7.0: EEPROM Data
For the EEPROM write operation, the EEDR Register contains the data to be written to the
EEPROM in the address given by the EEAR Register. For the EEPROM read operation, the
EEDR contains the data read out from the EEPROM at the address given by EEAR.
Bit
15
14
13
12
11
10
9
8
-------
EEAR8
EEARH
EEAR[7..0]
EEARL
Bit
76543210
Read/Write
RRRRR
RR
R/W
Initial Value
XXXXXXX
X
Bit
76543210
EEDR[7..0]
EEDR
Read/Write
R/W
Initial Value
00000000
相關PDF資料 |
PDF描述 |
|---|---|
| A42MX16-2VQ100A | 40MX and 42MX FPGA Families |
| A42MX16-2VQ100B | 40MX and 42MX FPGA Families |
| A42MX16-2VQ100ES | 40MX and 42MX FPGA Families |
| A42MX16-3PQ100B | 40MX and 42MX FPGA Families |
| A42MX16-3BG100 | 40MX and 42MX FPGA Families |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| A42MX16-2VQ100A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-2VQ100B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-2VQ100ES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-2VQ100I | 功能描述:IC FPGA MX SGL CHIP 24K 100-VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應商設備封裝:484-FPBGA（27X27） |
| A42MX16-2VQ100M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
發(fā)布緊急采購，3分鐘左右您將得到回復。