DIGITAL TIMING (Guaranteed over –40
°C to +105°C, AV
DD = DVDD = +5.0 V
± 10%)
Min
Typ
Max
Units
tDBH
BCLK HI Pulse Width
25
ns
tDBL
BCLK LO Pulse Width
25
ns
tDBP
BCLK Period
50
ns
tDLS
LRCLK Setup
5
ns
tDLH
LRCLK Hold (DSP Serial Port Style Mode Only)
0
ns
tDDS
SDATA Setup
0
ns
tDDH
SDATA Hold
5
ns
tCCH
CCLK HI Pulse Width
15
ns
tCCL
CCLK LO Pulse Width
15
ns
tCCP
CCLK Period
30
ns
tCSU
CDATA Setup
0
ns
tCHD
CDATA Hold
5
ns
tCLD
CLATCH Delay
15
ns
tCLL
CLATCH LO Pulse Width
5
ns
tCLH
CLATCH HI Pulse Width
10
ns
tPDRP
PD/RST
LO Pulse Width
4 MCLK Periods
(≈150 ns @ 27 MHz)
tMCP
MCLK Period
30
37
60
ns
FMC
MCLK Frequency (1/tMCP)
17
27
33
MHz
tMCH
MCLK HI Pulse Width
15
ns
tMCL
MCLK LO Pulse Width
15
ns
POWER
Min
Typ
Max
Units
Supplies
Voltage, Analog and Digital
4.5
5
5.5
V
Analog Current
29.5
36
mA
Analog Current—Power Down
0.5
15
A
Digital Current
23.5
30
mA
Digital Current—Power Down
6
9.5
mA
Dissipation
Operation—Both Supplies
265
330
mW
Operation—Analog Supply
147.5
180
mW
Operation—Digital Supply
117.5
150
mW
Power Down—Both Supplies
30
48
mW
Power Supply Rejection Ratio
1 kHz 300 mV p-p Signal at Analog Supply Pins
55
dB
20 kHz 300 mV p-p Signal at Analog Supply Pins
52
dB
TEMPERATURE RANGE
Min
Typ
Max
Units
Specifications Guaranteed
25
°C
Functionality Guaranteed
–40
+105
°C
Storage
–55
+125
°C
PACKAGE CHARACTERISTICS
Typ
Units
SOIC
θ
JA (Thermal Resistance [Junction-to-Ambient])
120.67
°C/W
SOIC
θ
JC (Thermal Resistance [Junction-to-Case])
13.29
°C/W
SSOP
θ
JA (Thermal Resistance [Junction-to-Ambient])
190.87
°C/W
SSOP
θ
JC (Thermal Resistance [Junction-to-Case])
15.52
°C/W
AD1859
REV. A
–3–