- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8555 > AD568JQ (Analog Devices Inc)IC DAC 12BIT HS MONO 35NS 24CDIP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD568JQ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 10/14頁(yè) |
| 文件大小： | 0K |
| 描述： | IC DAC 12BIT HS MONO 35NS 24CDIP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 設(shè)置時(shí)間： | 35ns |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 雙 ± |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 24-CDIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 24-CDIP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 1 電流，單極；1 電流，雙極；1 電壓，單極；1 電壓，雙極 |
| 采樣率（每秒）： | * |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
AD568
REV. A
–5–
13
16
15
14
24
23
22
21
20
19
18
17
12
11
10
9
8
1
2
3
4
7
6
5
AD568
+15V
REFCOM
–15V
IBPO
RL
ACOM
LCOM
SPAN
THCOM
VTH
IOUT
DIGITAL
INPUTS
0.2F
0.1F
–15V
+15V
ANALOG
GND PLANE
DIGITAL
GND PLANE
DIGITAL
SUPPLY
GROUND
100pF
RTH
1k
+5V
NC
ANALOG
OUTPUT
ANALOG
SUPPLY
GROUND
Figure 5. Bipolar Output Unbuffered
±1.024 V
Optional Gan and Zero Adjustment
The gain and offset are laser trimmed to minimize their effects
on circuit performance. However, in some applications, it may
be desirable to externally reduce these errors further. In those
cases, the following procedures are suggested.
UNIPOLAR MODE: (Refer to Figure 6)
Step 1 – Set all bits (BIT 1–BIT 12) to Logic “0” (OFF)—note
the output voltage. This is the offset error.
Step 2 – Set all bits to Logic “1” (ON). Adjust the gain trim re-
sistor so that the output voltage is equal to the desired full scale
minus 1 LSB plus the offset error measured in step 1.
Step 3 – Reset all bits to Logic “0” (OFF). Adjust the offset
trim resistor for 0 V output.
13
16
15
14
24
23
22
21
20
19
18
17
12
11
10
9
8
1
2
3
4
7
6
5
AD568
IBPO
RL
ACOM
LCOM
IOUT
DIGITAL
INPUTS
5.11k
BIT 1
MSB
BIT 12
LSB
ANALOG
OUTPUT
(0 TO 1.024V)
100
OFFSET
GAIN
20
Figure 6. Unbuffered Unipolar Gain and Zero Adjust
BIPOLAR MODE (Refer to Figure 7)
Step 1 – Set bits to offset binary “zero” (10 . . . 00). Adjust the
zero resistor to produce 0 V at the DAC output. This removes
the bipolar zero error.
Step 2 – Set all bits to Logic “1” (ON). Adjust gain trim resistor
so the output voltage is equal to the desired full-scale minus
l LSB .
Step 3 – (Optional) If precise trimming of the bipolar offset is
preferred to trimming of bipolar zero: set all bits to Logic “0”
(OFF). Trim the zero resistor to produce the desired negative
full scale at the DAC output. Note: this may slightly compro-
mise the bipolar zero trim.
13
16
15
14
24
23
22
21
20
19
18
17
12
11
10
9
8
1
2
3
4
7
6
5
AD568
IBPO
RL
ACOM
LCOM
IOUT
DIGITAL
INPUTS
5.11k
BIT 1
MSB
BIT 12
LSB
ANALOG
OUTPUT
(–0.512 TO
0.512V)
75
GAIN
20
20k
VEE
VCC
ZERO
Figure 7. Bipolar Unbuffered Gain and Zero Adjust
BUFFERED VOLTAGE OUTPUT
For full-scale outputs of greater than 1 V, some type of external
buffer amplifier is required. The AD840 fills this requirement
perfectly, settling to 0.025% from a 10 V full-scale step in less
than 100 ns.
A 1 k
span resistor has been provided on chip for use as a
feedback resistor in buffered applications. Using RSPAN (Pins 15,
16) introduces a 100 mW code-dependent power source onto
the chip which may generate a slight degradation in linearity.
Maximum linearity performance can be realized by using an ex-
ternal span resistor.
13
16
15
14
24
23
22
21
20
19
18
17
12
11
10
9
8
1
2
3
4
7
6
5
AD568
+15V
REFCOM
–15V
IBPO
RL
ACOM
LCOM
SPAN
THCOM
VTH
IOUT
DIGITAL
INPUTS
0.2F
0.1F
–15V
+15V
ANALOG
GND PLANE
DIGITAL
GND PLANE
DIGITAL
SUPPLY
GROUND
100pF
+5V
ANALOG
OUTPUT
ANALOG
SUPPLY
GROUND
5pF
–VS
+VS
100
RTH
1k
AD840
AMPLIFIER NOISE GAIN: 11
Figure 8. Unipolar Output Buffered 0 to –10.24V
Unipolar Inverting Configuration
Figure 8 shows the connections for producing a – 10.24 V full-
scale swing. This configuration uses the AD568 in the current
output mode into a summing junction at the inverting input ter-
minal of the external op amp. With the load resistor RL
grounded, the DAC has an output impedance of 100
. This
produces a noise gain of 11 from the noninverting terminal of
the op amp, and hence, satisfies the stability criterion of the
AD840 (stable at a gain of 10). The addition of a 5 pF compen-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-J5J-MZ-B1 | CONVERTER MOD DC/DC 36V 25W |
| AD561JD | IC DAC 10BIT 5-15V IN MONO 16DIP |
| VE-J5H-MZ-B1 | CONVERTER MOD DC/DC 52V 25W |
| VI-JWJ-MZ-B1 | CONVERTER MOD DC/DC 36V 25W |
| AD561KNZ | IC DAC 10BIT MONO VOLT IN 16DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD568K | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit Ultrahigh Speed Monolithic D/A Converter |
| AD568KQ | 功能描述:IC DAC 12BIT HS MONO 35NS 24CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD568S | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit Ultrahigh Speed Monolithic D/A Converter |
| AD568SE/883B | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD568SQ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC MONO 12-BIT D/A CONV RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。