- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8555 > AD568JQ (Analog Devices Inc)IC DAC 12BIT HS MONO 35NS 24CDIP PDF資料下載
參數(shù)資料
| 型號： | AD568JQ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 12/14頁 |
| 文件大小： | 0K |
| 描述： | IC DAC 12BIT HS MONO 35NS 24CDIP |
| 產(chǎn)品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 標準包裝： | 1 |
| 設置時間： | 35ns |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 雙 ± |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 24-CDIP（0.300"，7.62mm） |
| 供應商設備封裝： | 24-CDIP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 1 電流，單極；1 電流，雙極；1 電壓，單極；1 電壓，雙極 |
| 采樣率（每秒）： | * |
AD568
REV. A
–7–
The threshold of the digital inputs is set at 1.4 V and does not
vary with supply voltage. This is provided by a bandgap refer-
ence generator, which requires approximately 3 mA of bias cur-
rent achieved by tying RTH to any +VL supply where
RTH =
+V
L –1.4 V
3 mA
The input lines operate with small input currents to easily
achieve interface with unbuffered CMOS logic. The digital in-
put signals to the DAC should be isolated from the analog out-
put as much as possible. To minimize undershoot, ringing, and
possible digital feedthrough noise, the interconnect distances to
the DAC inputs should be kept as short as possible. Termina-
tion resistors may improve performance if the digital lines be-
come too long. The digital input should be free from large
glitches and ringing and have maximum 10% to 90% rise and
fall times of 5 ns. Figure 12 shows the equivalent digital input
circuit of the AD568.
1.28mA
125
RTH
(EXTERNAL)
VTHRESHOLD
1.4V
BANDGAP
DIODE
THRESHOLD
COMMON
LADDER
COMMON
TO
IOUT
TO ANALOG
COMMON
TO
THRESHOLD
COMMON
+VL
5pF
BIT
INPUT
58pF
Figure 12. Equivalent Digital Input
Due to the high-speed nature of the AD568, it is recommended
that high-speed logic families such as Schottky TTL, high-speed
CMOS, or the new lines of FAST* TTL be used exclusively.
Table I shows how DAC performance can vary depending on
the driving logic used. As this table indicates, STTL, HCMOS,
and FAST represent the most viable families for driving the
AD568.
Table I. DAC Performance vs. Drive Logic
1
DAC
10-90%
Settling Time
2, 3
Maximum
Logic
DAC
1%
0.1%
0.025%
Glitch
4
Glitch
Family
Rise Time
2
Impulse
Excursion
TTL
11 ns
18 ns
34 ns
50 ns
2.5 nV-s
240 mV
LSTTL
11 ns
28 ns
46 ns
80 ns
950 pV-s
160 mV
STTL
9.5 ns
16 ns
33 ns
50 ns
850 pV-s
150 mV
HCMOS 11 ns
24 ns
38 ns
50 ns
350 pV-s
115 mV
FAST*
12 ns
16 ns
36 ns
42 ns
1.0 nV-s
250 mV
NOTES
1All values typical, taken in rest fixture diagrammed in Figure 13.
2Measurements are made for a 1 V full-scale step into 100
DAC load
resistance.
3Settling time is measured from the time the digit input crosses the threshold
voltage (1.4 V) to when the output is within the specified range of its final
value.
4The worst case glitch impulse, measured on the major carry DAC full scale
is 1 V.
mode, the DAC output scale is insensitive to whether the load
resistor, RL, is shorted (Pin 19 connected to Pin 20), or
grounded (Pin 19 connected to Pin 18). However, this does
affect the output impedance of the DAC current and may have a
significant impact on the noise gain of the external circuitry. In
the voltage output mode, the DAC’s output current flows
through its own internal impedance (perhaps in parallel with an
external impedance) to generate a voltage, as in Figures 3, 4, 5,
and 10. In this case, the DAC output scale is directly dependent
on the load impedance. The temperature coefficient of the
AD568’s internal reference is trimmed in such a way that the
drift of the DAC output in the voltage output mode is centered
on zero. The current output of the DAC will have an additional
drift factor corresponding to the absolute temperature coeffi-
cient of the internal thin-film resistors. This additional drift may
be removed by judicious placement of the 1 k
span resistor in
the signal path. For example, in Figures 8 and 9, the current
flowing from the DAC into the summing junction could suffer
from as much as 150 ppm/
°C of thermal drift. However, since
this current flows through the internal span resistor (Pins 15 and
16) which has a temperature coefficient that matches the DAC
ladder resistors, this drift factor is compensated and the buffered
voltage at the amplifier output will be within specified limits for
the voltage output mode.
Output Voltage Compliance
The AD568 has a typical output compliance range of +1.2 V to
–2.0 V (with respect to the LCOM Pin). The current-
steering output stages will be unaffected by changes in the out-
put terminal voltage over that range. However, as shown in Fig-
ure 11, there is an equivalent output impedance of 200
in
parallel with 15 pF at the output terminal which produces an
equivalent error current if the voltage deviates from the ladder
common. This is a linear effect which does not change with in-
put code. Operation beyond the maximum compliance limits
may cause either output stage saturation or breakdown resulting
in nonlinear performance. The positive compliance limit is not
affected by the positive power supply, but is a function of output
current and the logic threshold voltage at VTH, Pin 13.
IOUT = 10.24mA x
DIGITAL IN
4096
IOUT = 10.24mA x
DIGITAL IN
4096
10.24mA
RLADDER
(200
)
15pF
ANALOG
COMMON
LADDER
COMMON
RLOAD
(200
)
15pF
COMPLIANCE
TO VTHRESHOLD
RLOAD IOUT
RLADDER
(200
)
COMPLIANCE TO
LOGIC LOW VALUE
(1 –
)
Figure 11. Equivalent Output
Digital Input Considerations
The AD568 uses a standard positive true straight binary code
for unipolar outputs (all 1s full-scale output), and an offset bi-
nary code for bipolar output ranges. In the bipolar mode, with
all 0s on the inputs, the output will go to negative full scale;
with 111 . . . 11, the output will go to positive full scale less
1 LSB; and with 100 . . 00 (only the MSB on), the output will
go to zero.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-J5J-MZ-B1 | CONVERTER MOD DC/DC 36V 25W |
| AD561JD | IC DAC 10BIT 5-15V IN MONO 16DIP |
| VE-J5H-MZ-B1 | CONVERTER MOD DC/DC 52V 25W |
| VI-JWJ-MZ-B1 | CONVERTER MOD DC/DC 36V 25W |
| AD561KNZ | IC DAC 10BIT MONO VOLT IN 16DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD568K | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit Ultrahigh Speed Monolithic D/A Converter |
| AD568KQ | 功能描述:IC DAC 12BIT HS MONO 35NS 24CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD568S | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit Ultrahigh Speed Monolithic D/A Converter |
| AD568SE/883B | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD568SQ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC MONO 12-BIT D/A CONV RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。