參數資料
| 型號： | AD568JQ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 3/14頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT HS MONO 35NS 24CDIP |
| 產品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 標準包裝： | 1 |
| 設置時間： | 35ns |
| 位數： | 12 |
| 數據接口： | 并聯 |
| 轉換器數目： | 1 |
| 電壓電源： | 雙 ± |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 24-CDIP（0.300"，7.62mm） |
| 供應商設備封裝： | 24-CDIP |
| 包裝： | 管件 |
| 輸出數目和類型： | 1 電流，單極；1 電流，雙極；1 電壓，單極；1 電壓，雙極 |
| 采樣率（每秒）： | * |
AD568
REV. A
–11–
5V
DIGITAL GROUND
PLANE
CLOCK
ANALOG GROUND
PLANE
+15V
–15V
OUTPUT
5V
INPUT
WORDS
AD568
SETTLING/GLITCH
EVALUATION BOARD
Component Side
ANALOG +5V
+5V
ANALOG VCC
ANALOG VEE
Foil Side
Figure 18. Printed Circuit Board Layout
High-Speed Interconnect and Routing
It is essential that care be taken in the signal and power ground
circuits to avoid inducing extraneous voltage drops in the signal
ground paths. It is suggested that all connections be short and
direct, and as physically close to the package as possible, so that
the length of any conduction path shared by external compo-
nents will be minimized. When runs exceed an inch or so in
length, some type of termination resistor may be required. The
necessity and value of this resistor will be dependent upon the
logic family used.
For maximum ac performance, the DAC should be mounted di-
rectly to the circuit board; sockets should not be used as they in-
troduce unwanted capacitive coupling between adjacent pins of
the device.
Applications
1
s, 12-BIT SUCCESSIVE APPROXIMATION A/D
CONVERTER
The AD568’s unique combination of high speed and true 12-bit
accuracy can be used to construct a 12-bit SAR-type A/D con-
verter with a sub-
s conversion time. Figure 19 shows the con-
figuration used for this application. A negative analog input
voltage is converted into current and brought into a summing
junction with the DAC current. This summing junction is
bidirectionally clamped with two Schottky diodes to limit its
voltage excursion from ground. This voltage is differentially am-
plified and passed to a high-speed comparator. The comparator
output is latched and fed back to the successive approximation
register, which is then clocked to generated the next set of codes
for the DAC.
13
16
15
14
24
23
22
21
20
19
18
17
+15V
REFCOM
–15V
IBPO
RL
ACOM
LCOM
SPAN
THCOM
VTH
IOUT
12
11
10
9
8
1
2
3
4
7
6
5
DAC
AD568
0.2F
0.1F
–15V
+15V
ANALOG
GND PLANE
100pF
1k
+5V
NC
4
7
6
5
21
20
19
18
17
16
9
8
Q11
Q10
Q9
Q8
Q6
Q5
Q4
Q3
Q2
Q1
Q0
Q7
11
3
14
1
13
24
12
2
23
22
15
10
VCC
GND
D0
Q
11
NC
CP
E
S
CC
D
NC
+5V
PARALLEL DATA
OUT
SAR
2504
0.01F
1k
620
2.5k
VI
0 TO –10.24V
N
+5V
–5V
1k
150
Q1
Q2
Q3
D1
D2
27k
–15V
1
2
3
4
8
7
6
5
V+
+IN
V–
–IN
OUT
LCH
GND
COMPARATOR
LT1016
D3
IN4148
CONVERSION COMPLETE
START COMVERT
CHIP ENABLE
150k
+5V
INVERTER
74HC04
15k
150k
Q4
Q5
Figure 19. AD568 1
s Successive Approximation A/D Application
相關PDF資料 |
PDF描述 |
|---|---|
| VE-J5J-MZ-B1 | CONVERTER MOD DC/DC 36V 25W |
| AD561JD | IC DAC 10BIT 5-15V IN MONO 16DIP |
| VE-J5H-MZ-B1 | CONVERTER MOD DC/DC 52V 25W |
| VI-JWJ-MZ-B1 | CONVERTER MOD DC/DC 36V 25W |
| AD561KNZ | IC DAC 10BIT MONO VOLT IN 16DIP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD568K | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit Ultrahigh Speed Monolithic D/A Converter |
| AD568KQ | 功能描述:IC DAC 12BIT HS MONO 35NS 24CDIP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設置時間:1µs 位數:8 數據接口:串行 轉換器數目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD568S | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit Ultrahigh Speed Monolithic D/A Converter |
| AD568SE/883B | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD568SQ | 功能描述:數模轉換器- DAC IC MONO 12-BIT D/A CONV RoHS:否 制造商:Texas Instruments 轉換器數量:1 DAC 輸出端數量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。