參數(shù)資料
型號(hào)： AD6635
廠商： Analog Devices, Inc.
元件分類： 基帶處理器
英文描述： 4-Channel, 80 MSPS WCDMA Receive Signal Processor (RSP)
中文描述： 4通道，80 MSPS的WCDMA的接收信號(hào)處理器（RSP）
文件頁(yè)數(shù)： 54/60頁(yè)
文件大小： 799K
代理商： AD6635
REV. 0
–54–
AD6635
Table XVI. External Memory Map
A[2:0] Name
Comment
111
Access Control
Register (ACR)
7: Auto Increment
6: Broadcast
5–2: Instruction[3:0]
1–0: A[9:8]
110
Channel Address
Register (CAR)
SOFT_SYNC Control
Register (Write Only)
7–0: A[7:0]
101
7: PN_EN
6: Test_MUX_Select
5: Hop
4: Start
3: SYNC 3
2: SYNC 2
1: SYNC 1
0: SYNC 0
100
PIN_SYNC Control
Register (Write Only)
7: Toggle IEN for BIST
6: First SYNC Only
5: Hop_En
4: Start_En
3: SYNC_EN A
2: SYNC_EN B
1: SYNC_EN C
0: SYNC_EN D
7–6: Reserved (low)
5:
Access Input/Output Port
Control Registers
4: Reserved low
3: SLEEP 3
2: SLEEP 2
1: SLEEP 1
0: SLEEP 0
7–4: Reserved
3–0: D[19:16]
15–8: D[15:8]
7–0: D[7:0]
011
SLEEP (Write Only)
010
Data Register 2 (DR2)
001
000
Data Register 1 (DR1)
Data Register 0 (DR0)
Access Control Register (ACR)
The access control register serves to define the channel or
channels that receive an access from the microport or serial
port control.
Bit 7 of this register is the Auto-Increment bit. If this bit is 1,
the CAR register described below will increment its value after
every read/write access to the channel. It essentially means that
CAR (external address 6) need not be written for every memory
access, and the user can write to DR2, DR1, DR0 continuously
while accessing consecutive memory location in each access.
This allows blocks of address space such as coefficient memory
to be initialized more efficiently.
Bit 6 of the register is the Broadcast bit and determines how
Bits 5–2 are interpreted. If Broadcast is 0, then Bits 4–2, which
are referred to as Instruction bits (Instruction[2:0]), are com-
pared with the CHIPn_ID[2:0] pins (n = 0 when /CS0 is used,
and n = 1 when /CS1 is used). The instruction that matches the
CHIPn_ID[2:0] pins will determine the access. This allows up
to two chips to be connected to the same port and their
memory to be mapped without external logic. This also allows
the same serial port of a host processor to configure up to eight
chips. If the Broadcast bit is high, the Instruction[3:0] word
allows multiple AD6635 channels and/or chips to be configured
simultaneously, independent of the CHIPn_ID[2:0] pins. There
are seven possible instructions that are defined in the table
below. This is useful for smart antenna systems in which mul-
tiple channels listening to a single antenna or carrier can be
configured simultaneously. An x in the table represents “don’t
care” in the digital decoding.
Table XVII. Microport Instructions
Instruction
Comment
0000
0001
0010
0100
1000
All Chips and All Channels Get Access
Channel 0,1,2 of All Chips Get Access
Channel 1,2,3 of All Chips Get Access
All Chips Get Access
*
All Chips with CHIPn_ID[2:0] = xxx Get
Access
*
(same as previous instruction)
All Chips with CHIPn_ID[2:0] = xx0 Get
Access
*
All Chips with CHIPn_ID[2:0] = xx1 Get
Access
*
*
A[9:8] bits control which channel is decoded for the access.
1100
1110
Note that CHIP0_ID[2:0] is used when
CS0
is used for
programming. CHIP1_ID[2:0] is used when
CS1
is used
for programming.
When broadcast is enabled (Bit 6 set high), the readback is not
valid because of the potential for internal bus contention. There-
fore, if readback is subsequently desired, the broadcast bit should
be set low.
Bits 1–0 of this register are address bits that decode which of
the four channels are being accessed, i.e., Channels 0–3 when
CS0
is used, and similarly, Channels 4–7 when
CS1
is used. If
the Instruction bits decode an access to multiple channels, these
bits are ignored. If the Instruction decodes an access to a subset
of chips, the A[9:8] bits will otherwise determine the channel
being accessed. It should be noted that if access to input/output
control registers (Bit 5 of external address 3) is set, then A[9:8]
are not decoded.
Channel Address Register (CAR)
This register represents the 8-bit internal address of each chan-
nel. If the Auto-Increment bit of the ACR is 1, this value will be
incremented after every access to the DR0 register, which will
相關(guān)PDF資料
PDF描述
AD6635BB 4-Channel, 80 MSPS WCDMA Receive Signal Processor (RSP)
AD6636 150 MSPS Wideband Digital Down-Converter (DDC)
AD6636BBCZ1 150 MSPS Wideband Digital Down-Converter (DDC)
AD6636BC 150 MSPS Wideband Digital Down-Converter (DDC)
AD6636CBCZ1 150 MSPS Wideband Digital Down-Converter (DDC)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD6635BB 功能描述:IC RSP 80MSPS QUAD 324-BGA RoHS:否 類別:RF/IF 和 RFID >> RF 混頻器 系列:AD6635 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- RF 型:W-CDMA 頻率:2.11GHz ~ 2.17GHz 混頻器數(shù)目:1 增益:17dB 噪音數(shù)據(jù):2.2dB 次要屬性:- 電流 - 電源:11.7mA 電源電壓:2.7 V ~ 3.3 V 包裝:托盤 封裝/外殼:12-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:12-QFN-EP（3x3）
AD6635BB/PCB 制造商:Analog Devices 功能描述:Evaluation Kit For 4-Channel, 80MSPS WCDMA Receive Signal Processor
AD6635BBZ 制造商:Analog Devices 功能描述:Receive Signal Processor 324-Pin BGA
AD6636 制造商:AD 制造商全稱:Analog Devices 功能描述:150 MSPS Wideband Digital Down-Converter (DDC)
AD6636BBC 制造商:Analog Devices 功能描述:Digital Down Converter 256-Pin CSP-BGA
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*