- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1986 > AD9259ABCPZRL7-50 (Analog Devices Inc)IC ADC 14BIT SRL 50MSPS 48LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9259ABCPZRL7-50 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT SRL 50MSPS 48LFCSP |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 50M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 功率耗散（最大）： | 409mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 8 個單端，單極；4 個差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
Data Sheet
AD9259
Rev. E | Page 23 of 52
By asserting the PDWN pin high, the AD9259 is placed into
power-down mode. In this state, the ADC typically dissipates
3 mW. During power-down, the LVDS output drivers are placed
into a high impedance state. If any of the SPI features are changed
before the power-down feature is enabled, the chip continues to
function after PDWN is pulled low without requiring a reset. The
AD9259 returns to normal operating mode when the PDWN pin
is pulled low. This pin is both 1.8 V and 3.3 V tolerant.
In power-down mode, low power dissipation is achieved by
shutting down the reference, reference buffer, PLL, and biasing
networks. The decoupling capacitors on REFT and REFB are
discharged when entering power-down mode and must be
recharged when returning to normal operation. As a result, the
wake-up time is related to the time spent in the power-down
mode: shorter cycles result in proportionally shorter wake-up
times. With the recommended 0.1 μF and 2.2 μF decoupling
capacitors on REFT and REFB, approximately 1 sec is required
to fully discharge the reference buffer decoupling capacitors and
approximately 375 μs is required to restore full operation.
There are several other power-down options available when
using the SPI. The user can individually power down each
channel or put the entire device into standby mode. The latter
option allows the user to keep the internal PLL powered when
fast wake-up times (~600 ns) are required. See the Memory
Map section for more details on using these features.
Digital Outputs and Timing
The AD9259 differential outputs conform to the ANSI-644 LVDS
standard on default power-up. This can be changed to a low power,
reduced signal option (similar to the IEEE 1596.3 standard) via the
SDIO/ODM pin or SPI. The LVDS standard can further reduce the
overall power dissipation of the device by approximately 17 mW.
section for more information. The LVDS driver current is derived
on-chip and sets the output current at each output equal to a
nominal 3.5 mA. A 100 Ω differential termination resistor
placed at the LVDS receiver inputs results in a nominal
350 mV swing at the receiver.
The AD9259 LVDS outputs facilitate interfacing with LVDS
receivers in custom ASICs and FPGAs for superior switching
performance in noisy environments. Single point-to-point net
topologies are recommended with a 100 Ω termination resistor
placed as close to the receiver as possible. If there is no far-end
receiver termination or there is poor differential trace routing,
timing errors may result. To avoid such timing errors, it is
recommended that the trace length be less than 24 inches and
that the differential output traces be close together and at equal
lengths. An example of the FCO and data stream with proper
trace length and position is shown in Figure 49.
CH1 500mV/DIV = DCO
CH2 500mV/DIV = DATA
CH3 500mV/DIV = FCO
2.5ns/DIV
05
96
5-
04
5
Figure 49. LVDS Output Timing Example in ANSI-644 Mode (Default)
An example of the LVDS output using the ANSI-644 standard
(default) data eye and a time interval error (TIE) jitter histogram
with trace lengths less than 24 inches on standard FR-4 material is
shown in Figure 50. Figure 51 shows an example of trace lengths
exceeding 24 inches on standard FR-4 material. Notice that the
TIE jitter histogram reflects the decrease of the data eye opening
as the edge deviates from the ideal position. It is the user’s respon-
sibility to determine if the waveforms meet the timing budget of
the design when the trace lengths exceed 24 inches. Additional SPI
options allow the user to further increase the internal termination
(increasing the current) of all four outputs to drive longer trace
lengths (see Figure 52). Even though this produces sharper rise
and fall times on the data edges and is less prone to bit errors, the
power dissipation of the DRVDD supply increases when this
option is used. In addition, notice in Figure 52 that the histogram
is improved compared with that shown in Figure 51. See the
Memory Map section for more details.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9260ASZRL | IC ADC 16BIT 2.5MHZ 44MQFP |
| AD9262BCPZ-10 | IC ADC 16BIT 10MHZ 64LFCSP |
| AD9266BCPZRL7-20 | IC ADC 16BIT 20MSPS 32LFCSP |
| AD9269BCPZRL7-20 | IC ADC 16BIT 20MSPS DL 64LFCSP |
| AD9271BSVZ-40 | IC ADC OCT 12BIT 40MSPS 100-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9259BCPZ-50 | 制造商:Analog Devices 功能描述:ADC Quad Pipelined 50Msps 14-bit Serial (2-Wire)/LVDS 48-Pin LFCSP EP 制造商:Analog Devices 功能描述:14BIT 50 MSPS SERIAL LVDS ADC 制造商:Analog Devices 功能描述:14BIT ADC 50MSPS SMD LFCSP-48 |
| AD9259BCPZRL-50 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 14-bit, 50 MSPS Serial LVDS 1.8 V A/D Converter |
| AD9260 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High-Speed Oversampling CMOS ADC with 16-Bit Resolution at a 2.5 MHz Output Word Rate |
| AD9260AS | 制造商:Analog Devices 功能描述:ADC Single Pipelined 2.5Msps 16-bit Parallel 44-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:16-BIT HIGH SPEED OVERSAMPLED ADC - Bulk 制造商:Analog Devices 功能描述:Analog-Digital Converter IC Number of Bi |
| AD9260ASRL | 制造商:Analog Devices 功能描述:ADC Single Pipelined 2.5Msps 16-bit Parallel 44-Pin MQFP T/R 制造商:Rochester Electronics LLC 功能描述:16-BIT HIGH SPEED OVERSAMPLED ADC - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。