- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1986 > AD9259ABCPZRL7-50 (Analog Devices Inc)IC ADC 14BIT SRL 50MSPS 48LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9259ABCPZRL7-50 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 17/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT SRL 50MSPS 48LFCSP |
| 標準包裝： | 750 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 50M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉換器數(shù)目： | 4 |
| 功率耗散（最大）： | 409mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 8 個單端，單極；4 個差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD9259
Data Sheet
Rev. E | Page 24 of 52
100
50
0
–100ps
0ps
100ps
TIE
J
ITTE
R
H
IS
TOGR
A
M
(
H
it
s
)
500
–500
0
–1.0ns
–0.5ns
0ns
0.5ns
1.0ns
EYE
D
IA
G
R
A
M
VO
L
T
A
G
E
(V)
EYE: ALL BITS
ULS: 10000/15600
05965-
043
0
Figure 50. Data Eye for LVDS Outputs in ANSI-644 Mode with Trace Lengths
Less than 24 Inches on Standard FR-4, External 100 Far Termination Only
200
–200
0
–1.0ns
–0.5ns
0ns
0.5ns
1.0ns
EYE
D
IA
G
R
A
M
VO
L
T
A
G
E
(V)
EYE: ALL BITS
ULS: 9600/15600
100
50
0
–150ps
–100ps
–50ps
0ps
50ps
100ps
150ps
TIE
J
ITTE
R
H
IS
TOGR
A
M
(
H
it
s
)
05965-
044
Figure 51. Data Eye for LVDS Outputs in ANSI-644 Mode with Trace Lengths
Greater than 24 Inches on Standard FR-4, External 100 Far Termination Only
100
50
0
–150ps
–100ps
–50ps
0ps
50ps
100ps
150ps
TIE
J
ITTE
R
H
IS
TOGR
A
M
(
H
it
s
)
200
400
–200
–400
0
–1.0ns
–0.5ns
0ns
0.5ns
1.0ns
EYE
D
IA
G
R
A
M
VO
L
T
A
G
E
(V)
EYE: ALL BITS
ULS: 9599/15599
05965-
042
Figure 52. Data Eye for LVDS Outputs in ANSI-644 Mode with 100 Internal
Termination on and Trace Lengths Greater than 24 Inches on Standard FR-4,
External 100 Far Termination Only
The format of the output data is offset binary by default. An
example of the output coding format can be found in Table 8.
To change the output data format to twos complement, see the
Memory Map section.
Table 8. Digital Output Coding
Code
(VIN + x) (VIN x),
Input Span = 2 V p-p (V)
Digital Output Offset Binary
(D13 ... D0)
16383
+1.00
11 1111 1111 1111
8192
0.00
10 0000 0000 0000
8191
0.000122
01 1111 1111 1111
0
1.00
00 0000 0000 0000
Data from each ADC is serialized and provided on a separate
channel. The data rate for each serial stream is equal to 14 bits
times the sample clock rate, with a maximum of 700 Mbps
(14 bits × 50 MSPS = 700 Mbps). The lowest typical conversion
rate is 10 MSPS. However, if lower sample rates are required for
a specific application, the PLL can be set up via the SPI to allow
encode rates as low as 5 MSPS. See the Memory Map section for
details on enabling this feature.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9260ASZRL | IC ADC 16BIT 2.5MHZ 44MQFP |
| AD9262BCPZ-10 | IC ADC 16BIT 10MHZ 64LFCSP |
| AD9266BCPZRL7-20 | IC ADC 16BIT 20MSPS 32LFCSP |
| AD9269BCPZRL7-20 | IC ADC 16BIT 20MSPS DL 64LFCSP |
| AD9271BSVZ-40 | IC ADC OCT 12BIT 40MSPS 100-TQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9259BCPZ-50 | 制造商:Analog Devices 功能描述:ADC Quad Pipelined 50Msps 14-bit Serial (2-Wire)/LVDS 48-Pin LFCSP EP 制造商:Analog Devices 功能描述:14BIT 50 MSPS SERIAL LVDS ADC 制造商:Analog Devices 功能描述:14BIT ADC 50MSPS SMD LFCSP-48 |
| AD9259BCPZRL-50 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 14-bit, 50 MSPS Serial LVDS 1.8 V A/D Converter |
| AD9260 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High-Speed Oversampling CMOS ADC with 16-Bit Resolution at a 2.5 MHz Output Word Rate |
| AD9260AS | 制造商:Analog Devices 功能描述:ADC Single Pipelined 2.5Msps 16-bit Parallel 44-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:16-BIT HIGH SPEED OVERSAMPLED ADC - Bulk 制造商:Analog Devices 功能描述:Analog-Digital Converter IC Number of Bi |
| AD9260ASRL | 制造商:Analog Devices 功能描述:ADC Single Pipelined 2.5Msps 16-bit Parallel 44-Pin MQFP T/R 制造商:Rochester Electronics LLC 功能描述:16-BIT HIGH SPEED OVERSAMPLED ADC - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。