- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16533 > AD9517-4A/PCBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9517-4A PDF資料下載
參數(shù)資料
| 型號： | AD9517-4A/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 27/80頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD9517-4A |
| 設(shè)計資源： | High Performance, Dual Channel IF Sampling Receiver (CN0140) AD9517 Eval Brd Schematics AD9517 Gerber Files AD9517-4 BOM |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計時，時鐘發(fā)生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9517-4A |
| 主要屬性： | 2 輸入，12 輸出，1.6GHz VCO |
| 次要屬性： | CMOS，LVPECL 和 LVDS 兼容 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
Data Sheet
AD9517-4
Rev. E | Page 33 of 80
Phase-Locked Loop (PLL)
CLK
CHARGE PUMP
R DIVIDER
CP
VCP
VSGND
STATUS
CPRSET
DIST
REF
RSET
DIVIDE BY
2, 3, 4, 5, OR 6
A/B
COUNTERS
LD
N DIVIDER
REFMON
LF
BYPASS
LOW DROPOUT
REGULATOR (LDO)
0
1
0
1
VCO
P, P + 1
PRESCALER
REF2
REF1
REFERENCE
SWITCHOVER
HOLD
VCO STATUS
REF_SEL
LOCK
DETECT
STATUS
CLK
PHASE
FREQUENCY
DETECTOR
PROGRAMMABLE
N DELAY
PROGRAMMABLE
R DELAY
PLL
REF
REFIN (REF1)
REFIN (REF2)
06
42
8-
0
64
Figure 46. PLL Functional Blocks
The AD9517 includes an on-chip PLL with an on-chip VCO.
The PLL blocks can be used either with the on-chip VCO to
create a complete phase-locked loop, or with an external VCO
or VCXO. The PLL requires an external loop filter, which
usually consists of a small number of capacitors and resistors.
The configuration and components of the loop filter help to
establish the loop bandwidth and stability of the operating PLL.
The AD9517 PLL is useful for generating clock frequencies
from a supplied reference frequency. This includes conversion
of reference frequencies to much higher frequencies for subsequent
division and distribution. In addition, the PLL can be exploited to
clean up jitter and phase noise on a noisy reference. The exact
choices of PLL parameters and loop dynamics are very application
specific. The flexibility and depth of the AD9517 PLL allow the
part to be tailored to function in many different applications
and signal environments.
Configuration of the PLL
The AD9517 allows flexible configuration of the PLL,
accommodating various reference frequencies, PFD comparison
frequencies, VCO frequencies, internal or external VCO/VCXO,
and loop dynamics. This is accomplished by the various settings
that include the R divider, the N divider, the PFD polarity (only
applicable to external VCO/VCXO), the antibacklash pulse width,
the charge pump current, the selection of internal VCO or
external VCO/VCXO, and the loop bandwidth.
These are managed through programmable register settings
(see Table 52 and Table 54) and by the design of the external
loop filter. Successful PLL operation and satisfactory PLL loop
performance are highly dependent upon proper configuration of
the PLL settings. The design of the external loop filter is crucial
to the proper operation of the PLL. A thorough knowledge of
PLL theory and design is helpful.
ADIsimCLK (V1.2 or later) is a free program that can help
with the design and exploration of the capabilities and features
of the AD9517, including the design of the PLL loop filter. It is
available at www.analog.com/clocks.
Phase Frequency Detector (PFD)
The PFD takes inputs from the R counter and N counter and
produces an output proportional to the phase and frequency
difference between them. The PFD includes a programmable
delay element that controls the width of the antibacklash pulse.
This pulse ensures that there is no dead zone in the PFD transfer
function and minimizes phase noise and reference spurs. The
antibacklash pulse width is set by Register 0x017[1:0].
An important limit to keep in mind is the maximum frequency
allowed into the PFD, which in turn determines the correct
antibacklash pulse setting. The antibacklash pulse setting is
specified in the phase/frequency detector parameter of Table 2.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FCBP110LD1L20 | CABLE 10.5GBPS 20M LASERWIRE |
| VE-JTZ-EZ-S | CONVERTER MOD DC/DC 2V 10W |
| AD9518-0A/PCBZ | BOARD EVALUATION FOR AD9518-0A |
| FCBP110LD1L10S | KIT 10M LASERWIRE SFP+ |
| VE-JTX-EZ-S | CONVERTER MOD DC/DC 5.2V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9517-4BCPZ | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:IC CLOCK GENERATOR 1.8GHZ LFCSP-48 制造商:Analog Devices 功能描述:IC, CLOCK GENERATOR, 1.8GHZ, LFCSP-48, Clock IC Type:Clock Generator, Frequency: |
| AD9517-4BCPZ-REEL7 | 制造商:Analog Devices 功能描述: |
| AD9518-0 | 制造商:AD 制造商全稱:Analog Devices 功能描述:6-Output Clock Generator |
| AD9518-0/PCBZ | 制造商:Analog Devices 功能描述:Evaluation Kit For 6-Output Clock Generator With Integrated 2.8 GHZ VCO |
| AD9518-0A/PCBZ | 功能描述:BOARD EVALUATION FOR AD9518-0A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。