- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16533 > AD9517-4A/PCBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9517-4A PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9517-4A/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 35/80頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD9517-4A |
| 設(shè)計(jì)資源： | High Performance, Dual Channel IF Sampling Receiver (CN0140) AD9517 Eval Brd Schematics AD9517 Gerber Files AD9517-4 BOM |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計(jì)時(shí)，時(shí)鐘發(fā)生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9517-4A |
| 主要屬性： | 2 輸入，12 輸出，1.6GHz VCO |
| 次要屬性： | CMOS，LVPECL 和 LVDS 兼容 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
AD9517-4
Data Sheet
Rev. E | Page 40 of 80
PROGRAMMABLE
N DELAY
REFIN (REF1)
REFIN (REF2)
CLK
REF1
REF2
STATUS
R
DIVIDER
VCO STATUS
PROGRAMMABLE
R DELAY
REFERENCE
SWITCHOVER
REF_SEL
CPRSET VCP
VS
GND
DISTRIBUTION
REFERENCE
REFMON
CP
STATUS
LD
P, P + 1
PRESCALER
A/B
COUNTERS
N DIVIDER
BYPASS
LF
LOW DROPOUT
REGULATOR (LDO)
VCO
PHASE
FREQUENCY
DETECTOR
LOCK
DETECT
CHARGE
PUMP
PL
L
RE
F
E
RE
NCE
HOLD
0
1
0
1
DIVIDE BY
2, 3, 4, 5, OR 6
06
428-
0
70
Figure 54. Reference and VCO Status Monitors
VCO Calibration
The AD9517 on-chip VCO must be calibrated to ensure proper
operation over process and temperature. VCO calibration centers
the dc voltage at the internal VCO input (at the LF pin) for the
selected configuration; this is normally required only during initial
configuration and any time the PLL settings change. VCO calibra-
tion is controlled by a calibration controller driven by the R divider
output. The calibration requires that the input reference clock be
present at the REFIN pins, and that the PLL be set up properly to
lock the PLL loop. During the first initialization after a power-up
or a reset of the AD9517, a VCO calibration sequence is initiated
by setting Register 0x018[0] = 1b. This can be done during initial
setup, before executing an update registers (Register 0x232[0] =
1b). Subsequent to initial setup, a VCO calibration sequence is
initiated by resetting Register 0x018[0] = 0b, executing an update
registers operation, setting Register 0x018[0] = 1b, and executing
another update registers operation. A readback bit, Bit 6 in
Register 0x1F, indicates when a VCO calibration is finished
by returning a logic true (that is, 1b).
The sequence of operations for the VCO calibration is as follows:
1.
Program the PLL registers to the proper values for the PLL
loop. Note that that automatic holdover mode must be
disabled, and the VCO divider must not be set to “Static.”
2.
Ensure that the input reference signal is present.
3.
For the initial setting of the registers after a power-up or reset,
initiate VCO calibration by setting Register 0x018[0] = 1b.
Subsequently, whenever a calibration is desired, set
Register 0x018[0] = 0b, update registers; and then set
Register 0x018[0] = 1b, update registers.
4.
A sync operation is initiated internally, causing the outputs
to go to a static state determined by normal sync function
operation.
5.
The VCO calibrates to the desired setting for the requested
VCO frequency.
6.
Internally, the SYNC signal is released, allowing outputs to
continue clocking.
7.
The PLL loop is closed.
8.
The PLL locks.
A sync is executed during the VCO calibration; therefore, the
outputs of the AD9517 are held static during the calibration,
which prevents unwanted frequencies from being produced.
However, at the end of a VCO calibration, the outputs may
resume clocking before the PLL loop is completely settled.
The VCO calibration clock divider is set as shown in Table 54
(Register 0x018[2:1]).
The calibration divider divides the PFD frequency (reference
frequency divided by R) down to the calibration clock. The
calibration occurs at the PFD frequency divided by the
calibration divider setting. Lower VCO calibration clock
frequencies result in longer times for a calibration to be
completed.
The VCO calibration clock frequency is given by
fCAL_CLOCK = fREFIN/(R × cal_div)
where:
fREFIN is the frequency of the REFIN signal.
R is the value of the R divider.
cal_div is the division set for the VCO calibration divider
(Register 0x018[2:1]).
The VCO calibration takes 4400 calibration clock cycles.
Therefore, the VCO calibration time in PLL reference clock
cycles is given by
Time to Calibrate VCO =
4400 × R × cal_div PLL Reference Clock Cycles
Table 29. Example Time to Complete a VCO Calibration
with Different fREFIN Frequencies
fREFIN (MHz)
R Divider
PFD
Time to Calibrate VCO
100
1
100 MHz
88 μs
10
1 MHz
8.8 ms
10
100
100 kHz
88 ms
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FCBP110LD1L20 | CABLE 10.5GBPS 20M LASERWIRE |
| VE-JTZ-EZ-S | CONVERTER MOD DC/DC 2V 10W |
| AD9518-0A/PCBZ | BOARD EVALUATION FOR AD9518-0A |
| FCBP110LD1L10S | KIT 10M LASERWIRE SFP+ |
| VE-JTX-EZ-S | CONVERTER MOD DC/DC 5.2V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9517-4BCPZ | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:IC CLOCK GENERATOR 1.8GHZ LFCSP-48 制造商:Analog Devices 功能描述:IC, CLOCK GENERATOR, 1.8GHZ, LFCSP-48, Clock IC Type:Clock Generator, Frequency: |
| AD9517-4BCPZ-REEL7 | 制造商:Analog Devices 功能描述: |
| AD9518-0 | 制造商:AD 制造商全稱:Analog Devices 功能描述:6-Output Clock Generator |
| AD9518-0/PCBZ | 制造商:Analog Devices 功能描述:Evaluation Kit For 6-Output Clock Generator With Integrated 2.8 GHZ VCO |
| AD9518-0A/PCBZ | 功能描述:BOARD EVALUATION FOR AD9518-0A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。