- 您現在的位置：買賣IC網 > PDF目錄10049 > AD9640ABCPZ-80 (Analog Devices Inc)IC ADC 14BIT 80MSPS 64LFCSP PDF資料下載
參數資料
| 型號： | AD9640ABCPZ-80 |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 21/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT 80MSPS 64LFCSP |
| 設計資源： | Interfacing ADL5534 to AD9640 High Speed ADC (CN0049) |
| 標準包裝： | 1 |
| 位數： | 14 |
| 采樣率（每秒）： | 80M |
| 數據接口： | 串行，SPI? |
| 轉換器數目： | 2 |
| 功率耗散（最大）： | 492mW |
| 電壓電源： | 模擬和數字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 托盤 |
| 輸入數目和類型： | 4 個單端，單極；2 個差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD9640
Rev. B | Page 28 of 52
2.5
–2.5
–40
0
654
7-
0
99
TEMPERATURE (°C)
RE
F
E
R
E
NCE
V
O
L
T
AG
E
R
RO
R
(
m
V
)
2.0
1.5
1.0
0
–0.5
–1.0
–1.5
–2.0
–20
0
2040
6080
Figure 54. Typical VREF Drift
When the SENSE pin is tied to AVDD, the internal reference is
disabled, allowing the use of an external reference. An internal
reference buffer loads the external reference with an equivalent
6 kΩ load (see Figure 15). The internal buffer generates the
positive and negative full-scale references for the ADC core.
Therefore, the external reference must be limited to a maximum
of 1 V.
CLOCK INPUT CONSIDERATIONS
For optimum performance, the AD9640 sample clock inputs
CLK+, and CLK should be clocked with a differential signal.
The signal is typically ac-coupled into the CLK+ and CLK pins
via a transformer or capacitors. These pins are biased internally
(see Figure 55) and require no external bias.
0
65
47-
0
34
1.2V
AVDD
2pF
CLK–
CLK+
Figure 55. Equivalent Clock Input Circuit
Clock Input Options
The AD9640 has a very flexible clock input structure. Clock input
can be a CMOS, LVDS, LVPECL, or sine wave signal. Regardless of
the type of signal being used, the jitter of the clock source is of the
most concern, as described in the Jitter Considerations section.
the AD9640 (at clock rates to 625 MHz). A low jitter clock source
is converted from a single-ended signal to a differential signal
using either an RF balun or an RF transformer. The RF balun
configuration is recommended for clock frequencies between
125 MHz and 625 MHz, and the RF transformer is recommended
for clock frequencies from 10 MHz to 200MHz. The back-to-back
Schottky diodes across the transformer/balun secondary limit
clock excursions into the AD9640 to approximately 0.8 V p-p
differential.
This helps prevent the large voltage swings of the clock from
feeding through to other portions of the AD9640, while preserving
the fast rise and fall times of the signal that are critical to a low
jitter performance.
0.1F
SCHOTTKY
DIODES:
HSMS2822
CLOCK
INPUT
50
100
CLK–
CLK+
ADC
AD9640
MINI-CIRCUITS
ADT1–1WT, 1:1Z
XFMR
06
54
7-
0
3
5
Figure 56. Transformer Coupled Differential Clock (Up to 200 MHz)
0.1F
1nF
CLOCK
INPUT
1nF
50
CLK–
CLK+
ADC
AD9640
0
6
547
-10
1
SCHOTTKY
DIODES:
HSMS2822
Figure 57. Balun Coupled Differential Clock (Up to 625 MHz)
If a low jitter clock source is not available, another option is to
ac couple a differential PECL signal to the sample clock input
jitter performance.
100
0.1F
240
240
PECL DRIVER
50k
50k
CLK–
CLK+
ADC
AD9640
CLOCK
INPUT
CLOCK
INPUT
06
547
-0
36
AD951x
Figure 58. Differential PECL Sample Clock (Up to 625 MHz)
A third option is to ac-couple a differential LVDS signal to the
drivers offer excellent jitter performance.
100
0.1F
50k
50k
CLK–
CLK+
ADC
AD9640
CLOCK
INPUT
CLOCK
INPUT
06
547
-0
37
AD951x
LVDS DRIVER
Figure 59. Differential LVDS Sample Clock (Up to 625 MHz)
In some applications, it may be acceptable to drive the sample
clock inputs with a single-ended CMOS signal. In such applica-
tions, CLK+ should be directly driven from a CMOS gate, and
the CLK pin should be bypassed to ground with a 0.1 μF
capacitor in parallel with a 39 kΩ resistor (see Figure 60).
相關PDF資料 |
PDF描述 |
|---|---|
| ADM5170AP-REEL | IC TXRX RS232/423 OCTAL 28PLCC |
| MS27508E12A98S | CONN RCPT 10POS BOX MNT W/SCKT |
| GTC06AF-16-11P | CONN PLUG 2POS STRAIGHT W/PINS |
| MS27508E22B55PA | CONN RCPT 55POS BOX MNT W/PINS |
| MS27467E9A35S | CONN PLUG 6POS STRAIGHT W/SCKT |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9640ABCPZRL7-105 | 功能描述:模數轉換器 - ADC 14Bit 105Msps Dual 1.8V PB Free ADC RoHS:否 制造商:Analog Devices 通道數量: 結構: 轉換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風格: 封裝 / 箱體: |
| AD9640ABCPZRL7-125 | 功能描述:14 Bit Analog to Digital Converter 2 Input 2 Pipelined 64-LFCSP-VQ (9x9) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):在售 位數:14 采樣率（每秒）:125M 輸入數:2 輸入類型:差分，單端 數據接口:并聯 配置:S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉換器數:2 架構:管線 參考類型:外部， 內部 電壓 - 電源，模擬:1.7 V ~ 1.9 V 電壓 - 電源，數字:1.7 V ~ 1.9 V 特性:同步采樣 工作溫度:-40°C ~ 85°C 封裝/外殼:64-VFQFN 裸露焊盤，CSP 供應商器件封裝:64-LFCSP-VQ（9x9） 標準包裝:750 |
| AD9640ABCPZRL7-80 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 80/105/125/150 MSPS, 1.8 V Dual Analog-to-Digital Converter |
| AD9640BCPZ-105 | 制造商:Analog Devices 功能描述:ADC Dual Pipelined 105Msps 14-bit Parallel 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:IC ADC 14BIT 105MSPS LFCSP-64 |
| AD9640BCPZ-125 | 制造商:Analog Devices 功能描述:IC ADC 14BIT 125MSPS LFCSP-64 制造商:Analog Devices 功能描述:IC, ADC, 14BIT, 125MSPS, LFCSP-64, Resolution (Bits):14bit, Sampling Rate:150MSP |
發(fā)布緊急采購，3分鐘左右您將得到回復。