- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10049 > AD9640ABCPZ-80 (Analog Devices Inc)IC ADC 14BIT 80MSPS 64LFCSP PDF資料下載
參數資料
| 型號： | AD9640ABCPZ-80 |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 44/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT 80MSPS 64LFCSP |
| 設計資源： | Interfacing ADL5534 to AD9640 High Speed ADC (CN0049) |
| 標準包裝： | 1 |
| 位數： | 14 |
| 采樣率（每秒）： | 80M |
| 數據接口： | 串行，SPI? |
| 轉換器數目： | 2 |
| 功率耗散（最大）： | 492mW |
| 電壓電源： | 模擬和數字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 托盤 |
| 輸入數目和類型： | 4 個單端，單極；2 個差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD9640
Rev. B | Page 49 of 52
APPLICATIONS INFORMATION
DESIGN GUIDELINES
Before starting design and layout of the AD9640 as a system,
it is recommended that the designer become familiar with these
guidelines, which discuss the special circuit connections and
layout requirements needed for certain pins.
Power and Ground Recommendations
When connecting power to the AD9640, it is recommended
that two separate 1.8 V supplies be used: one supply should be
used for analog (AVDD) and digital (DVDD), and a separate
supply should be used for the digital outputs (DRVDD). The
AVDD and DVDD supplies, while derived from the same
source, should be isolated with a ferrite bead or filter choke
and separate decoupling capacitors. The user can employ
several different decoupling capacitors to cover both high
and low frequencies. These should be located close to the
point of entry at the PC board level and close to the part’s
pins with minimal trace length.
A single PCB ground plane should be sufficient when using the
AD9640. With proper decoupling and smart partitioning of the
PCB analog, digital, and clock sections, optimum performance
is easily achieved.
LVDS Operation
The AD9640 defaults to CMOS output mode on power-up.
If LVDS operation is desired, this mode must be programmed
using the SPI configuration registers after power-up. When the
AD9640 powers up in CMOS mode with LVDS termination
resistors (100 Ω) on the outputs, the DRVDD current may be
higher than the typical value until the part is placed in LVDS
mode. This additional DRVDD current does not cause damage
to the AD9640, but it should be taken into account when consid-
ering the maximum DRVDD current for the part.
To avoid this additional DRVDD current, the AD9640 outputs
can be disabled at power-up by taking the OEB pin high. After
the part is placed into LVDS mode via the SPI port, the OEB
pin can be taken low to enable the outputs.
Exposed Paddle Thermal Heat Slug Recommendations
It is mandatory that the exposed paddle on the underside of the
ADC be connected to analog ground (AGND) to achieve the
best electrical and thermal performance. A continuous, exposed
(no solder mask), copper plane on the PCB should mate to the
AD9640 exposed paddle, Pin 0.
The copper plane should have several vias to achieve the lowest
possible resistive thermal path for heat dissipation to flow
through the bottom of the PCB. These vias should be filled or
plugged with nonconductive epoxy.
To maximize the coverage and adhesion between the ADC and
PCB, a silkscreen should be overlaid to partition the continuous
plane on the PCB into several uniform sections. This provides
several tie points between the two during the reflow process.
Using one continuous plane with no partitions guarantees only
one tie point between the ADC and PCB. See the evaluation
board for a PCB layout example. For detailed information about
packaging and PCB layout of chip scale packages, see the AN-772
Application Note, A Design and Manufacturing Guide for the
Lead Frame Chip Scale Package (LFCSP).
CML
The CML pin should be decoupled to ground with a 0.1 μF
capacitor, as shown in Figure 47.
RBIAS
The AD9640 requires that a 10 kΩ resistor be placed between
the RBIAS pin and ground. This resistor sets the master current
reference of the ADC core and should have at least a 1% tolerance.
Reference Decoupling
The VREF pin should be externally decoupled to ground with a
low ESR 1.0 μF capacitor in parallel with a 0.1 μF ceramic, low
ESR capacitor.
SPI Port
The SPI port should not be active during periods when the full
dynamic performance of the converter is required. Because the
SCLK, CSB, and SDIO signals are typically asynchronous to the
ADC clock, noise from these signals can degrade converter
performance. If the on-board SPI bus is used for other devices,
it may be necessary to provide buffers between this bus and the
AD9640 to keep these signals from transitioning at the converter
inputs during critical sampling periods.
相關PDF資料 |
PDF描述 |
|---|---|
| ADM5170AP-REEL | IC TXRX RS232/423 OCTAL 28PLCC |
| MS27508E12A98S | CONN RCPT 10POS BOX MNT W/SCKT |
| GTC06AF-16-11P | CONN PLUG 2POS STRAIGHT W/PINS |
| MS27508E22B55PA | CONN RCPT 55POS BOX MNT W/PINS |
| MS27467E9A35S | CONN PLUG 6POS STRAIGHT W/SCKT |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9640ABCPZRL7-105 | 功能描述:模數轉換器 - ADC 14Bit 105Msps Dual 1.8V PB Free ADC RoHS:否 制造商:Analog Devices 通道數量: 結構: 轉換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風格: 封裝 / 箱體: |
| AD9640ABCPZRL7-125 | 功能描述:14 Bit Analog to Digital Converter 2 Input 2 Pipelined 64-LFCSP-VQ (9x9) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):在售 位數:14 采樣率（每秒）:125M 輸入數:2 輸入類型:差分，單端 數據接口:并聯(lián) 配置:S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉換器數:2 架構:管線 參考類型:外部， 內部 電壓 - 電源，模擬:1.7 V ~ 1.9 V 電壓 - 電源，數字:1.7 V ~ 1.9 V 特性:同步采樣 工作溫度:-40°C ~ 85°C 封裝/外殼:64-VFQFN 裸露焊盤，CSP 供應商器件封裝:64-LFCSP-VQ（9x9） 標準包裝:750 |
| AD9640ABCPZRL7-80 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 80/105/125/150 MSPS, 1.8 V Dual Analog-to-Digital Converter |
| AD9640BCPZ-105 | 制造商:Analog Devices 功能描述:ADC Dual Pipelined 105Msps 14-bit Parallel 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:IC ADC 14BIT 105MSPS LFCSP-64 |
| AD9640BCPZ-125 | 制造商:Analog Devices 功能描述:IC ADC 14BIT 125MSPS LFCSP-64 制造商:Analog Devices 功能描述:IC, ADC, 14BIT, 125MSPS, LFCSP-64, Resolution (Bits):14bit, Sampling Rate:150MSP |
發(fā)布緊急采購，3分鐘左右您將得到回復。