- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10049 > AD9640ABCPZ-80 (Analog Devices Inc)IC ADC 14BIT 80MSPS 64LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9640ABCPZ-80 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 35/52頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT 80MSPS 64LFCSP |
| 設(shè)計資源： | Interfacing ADL5534 to AD9640 High Speed ADC (CN0049) |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 80M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 492mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 4 個單端，單極；2 個差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD9640
Rev. B | Page 40 of 52
SERIAL PORT INTERFACE (SPI)
The AD9640 serial port interface (SPI) allows the user to
configure the converter for specific functions or operations
through a structured register space provided inside the ADC.
This gives the user added flexibility and customization
depending on the application. Addresses are accessed via the
serial port and can be written to or read from via the port.
Memory is organized into bytes that can be further divided into
fields, which are documented in the Memory Map section. For
detailed operational information, see the AN-877 Application
Note, Interfacing to High Speed ADCs via SPI.
CONFIGURATION USING THE SPI
There are three pins that define the SPI of this ADC. They are
the SCLK/DFS pin, the SDIO/DCS pin, and the CSB pin (see
Table 22). The SCLK/DFS (a serial clock) is used to synchronize
the read and write data presented from and to the ADC. The
SDIO/DCS (serial data input/output) is a dual-purpose pin that
allows data to be sent and read from the internal ADC memory
map registers. The CSB (chip select bar) is an active-low control
that enables or disables the read and write cycles.
Table 22. Serial Port Interface Pins
Pin
Function
SCLK
Serial Clock. The serial shift clock input. SCLK is used to
synchronize serial interface reads and writes.
SDIO
Serial Data Input/Output. A dual-purpose pin. The typical
role for this pin is an input and output depending on the
instruction being sent and the relative position in the
timing frame.
CSB
Chip Select Bar. An active-low control that gates the read
and write cycles.
The falling edge of the CSB, in conjunction with the rising edge
of the SCLK, determines the start of the framing. An example of
the serial timing and its definitions can be found in Figure 73
and Table 8.
Other modes involving the CSB are available. The CSB can be
held low indefinitely, which permanently enables the device;
this is called streaming. The CSB may stall high between bytes
to allow for additional external timing. When CSB is tied high,
SPI functions are placed in high impedance mode. This mode
turns on any SPI pin secondary functions.
During an instruction phase, a 16-bit instruction is transmitted.
Data follows the instruction phase, and its length is determined
by the W0 and W1 bits. All data is composed of 8-bit words.
The first bit of the first byte in a multibyte serial data transfer frame
indicates whether a read command or a write command is
issued. This allows the serial data input/output (SDIO) pin to
change direction from an input to an output.
In addition to word length, the instruction phase determines if
the serial frame is a read or write operation, allowing the serial
port to be used to both program the chip as well as read the
contents of the on-chip memory. If the instruction is a readback
operation, performing a readback causes the serial data input/
output (SDIO) pin to change direction from an input to an output
at the appropriate point in the serial frame.
Data can be sent in MSB first mode or LSB first mode. MSB
first is the default on power-up and can be changed via the
configuration register. For more information about this and
other features, see the AN-877 Application Note, Interfacing to
High Speed ADCs via SPI.
HARDWARE INTERFACE
The pins described in Table 22 comprise the physical interface
between the user’s programming device and the serial port of
the AD9640. The SCLK pin and the CSB pin function as inputs
when using the SPI interface. The SDIO pin is bidirectional,
functioning as an input during write phases and as an output
during readback.
The SPI interface is flexible enough to be controlled by either
FPGAs or microcontrollers. One method for SPI configuration
is described in detail in the AN-812 Application Note,
Microcontroller-Based Serial Port Interface Boot Circuit.
The SPI port should not be active during periods when the full
dynamic performance of the converter is required. Because the
SCLK signal, the CSB signal, and the SDIO signal are typically
asynchronous to the ADC clock, noise from these signals can
degrade converter performance. If the on-board SPI bus is utilized
for other devices, it may be necessary to provide buffers between
this bus and the AD9640 to keep these signals from transitioning
at the converter inputs during critical sampling periods.
Some pins serve a dual function when the SPI interface is not
being used. When the pins are strapped to AVDD or ground
during device power-on, they are associated with a specific
function. The Digital Outputs section describes the strappable
functions supported on the AD9640.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADM5170AP-REEL | IC TXRX RS232/423 OCTAL 28PLCC |
| MS27508E12A98S | CONN RCPT 10POS BOX MNT W/SCKT |
| GTC06AF-16-11P | CONN PLUG 2POS STRAIGHT W/PINS |
| MS27508E22B55PA | CONN RCPT 55POS BOX MNT W/PINS |
| MS27467E9A35S | CONN PLUG 6POS STRAIGHT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9640ABCPZRL7-105 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14Bit 105Msps Dual 1.8V PB Free ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
| AD9640ABCPZRL7-125 | 功能描述:14 Bit Analog to Digital Converter 2 Input 2 Pipelined 64-LFCSP-VQ (9x9) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):在售 位數(shù):14 采樣率（每秒）:125M 輸入數(shù):2 輸入類型:差分，單端 數(shù)據(jù)接口:并聯(lián) 配置:S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):2 架構(gòu):管線 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:1.7 V ~ 1.9 V 電壓 - 電源，數(shù)字:1.7 V ~ 1.9 V 特性:同步采樣 工作溫度:-40°C ~ 85°C 封裝/外殼:64-VFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:64-LFCSP-VQ（9x9） 標(biāo)準(zhǔn)包裝:750 |
| AD9640ABCPZRL7-80 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 80/105/125/150 MSPS, 1.8 V Dual Analog-to-Digital Converter |
| AD9640BCPZ-105 | 制造商:Analog Devices 功能描述:ADC Dual Pipelined 105Msps 14-bit Parallel 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:IC ADC 14BIT 105MSPS LFCSP-64 |
| AD9640BCPZ-125 | 制造商:Analog Devices 功能描述:IC ADC 14BIT 125MSPS LFCSP-64 制造商:Analog Devices 功能描述:IC, ADC, 14BIT, 125MSPS, LFCSP-64, Resolution (Bits):14bit, Sampling Rate:150MSP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。