參數(shù)資料
型號(hào): AD9640ABCPZ-80
廠商: Analog Devices Inc
文件頁(yè)數(shù): 36/52頁(yè)
文件大小: 0K
描述: IC ADC 14BIT 80MSPS 64LFCSP
設(shè)計(jì)資源: Interfacing ADL5534 to AD9640 High Speed ADC (CN0049)
標(biāo)準(zhǔn)包裝: 1
位數(shù): 14
采樣率(每秒): 80M
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 2
功率耗散(最大): 492mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(9x9)
包裝: 托盤
輸入數(shù)目和類型: 4 個(gè)單端,單極;2 個(gè)差分,單極
AD9640
Rev. B | Page 41 of 52
CONFIGURATION WITHOUT THE SPI
In applications that do not interface to the SPI control registers,
the SDIO/DCS pin, the SCLK/DFS pin, the SMI SDO/OEB pin,
and the SMI SCLK/PDWN pin serve as standalone, CMOS-
compatible control pins. When the device is powered up, it is
assumed that the user intends to use the pins as static control
lines for the duty cycle stabilizer, output data format, output
enable, and power-down feature control. In this mode, the CSB
chip select should be connected to AVDD, which disables the
serial port interface.
Table 23. Mode Selection
Pin
External
Voltage
Configuration
SDIO/DCS
AVDD (default)
Duty cycle stabilizer enabled.
AGND
Duty cycle stabilizer disabled.
SCLK/DFS
AVDD
Twos complement enabled.
AGND (default)
Offset binary enabled.
SMI SDO/OEB
AVDD
Outputs in high impedance.
AGND (default)
Outputs enabled.
SMI SCLK/PDWN
AVDD
Chip in power-down or
standby.
AGND (default)
Normal operation.
SPI ACCESSIBLE FEATURES
A brief description of general features accessible via the SPI
follows. These features are described in detail in the AN-877
Application Note, Interfacing to High Speed ADCs via SPI. The
AD9640 part-specific features are described in detail following
Table 25, the external memory map register table.
Table 24. Features Accessible Using the SPI
Feature Name
Description
Modes
Allows user to set either power-down mode or
standby mode.
Clock
Allows user to access the DCS via the SPI.
Offset
Allows user to digitally adjust the converter
offset.
Test I/O
Allows user to set test modes to have known
data on output bits.
Output Mode
Allows user to set up outputs.
Output Phase
Allows user to set the output clock polarity.
Output Delay
Allows user to vary the DCO delay.
VREF
Allows user to set the reference voltage.
DON’T CARE
SDIO
SCLK
CSB
tS
tDH
tCLK
tDS
tH
R/W
W1
W0
A12
A11
A10
A9
A8
A7
D5
D4
D3
D2
D1
D0
06547-
0
49
tLOW
tHIGH
Figure 73. Serial Port Interface Timing Diagram
相關(guān)PDF資料
PDF描述
ADM5170AP-REEL IC TXRX RS232/423 OCTAL 28PLCC
MS27508E12A98S CONN RCPT 10POS BOX MNT W/SCKT
GTC06AF-16-11P CONN PLUG 2POS STRAIGHT W/PINS
MS27508E22B55PA CONN RCPT 55POS BOX MNT W/PINS
MS27467E9A35S CONN PLUG 6POS STRAIGHT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9640ABCPZRL7-105 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14Bit 105Msps Dual 1.8V PB Free ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
AD9640ABCPZRL7-125 功能描述:14 Bit Analog to Digital Converter 2 Input 2 Pipelined 64-LFCSP-VQ (9x9) 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態(tài):在售 位數(shù):14 采樣率(每秒):125M 輸入數(shù):2 輸入類型:差分,單端 數(shù)據(jù)接口:并聯(lián) 配置:S/H-ADC 無(wú)線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):2 架構(gòu):管線 參考類型:外部, 內(nèi)部 電壓 - 電源,模擬:1.7 V ~ 1.9 V 電壓 - 電源,數(shù)字:1.7 V ~ 1.9 V 特性:同步采樣 工作溫度:-40°C ~ 85°C 封裝/外殼:64-VFQFN 裸露焊盤,CSP 供應(yīng)商器件封裝:64-LFCSP-VQ(9x9) 標(biāo)準(zhǔn)包裝:750
AD9640ABCPZRL7-80 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 80/105/125/150 MSPS, 1.8 V Dual Analog-to-Digital Converter
AD9640BCPZ-105 制造商:Analog Devices 功能描述:ADC Dual Pipelined 105Msps 14-bit Parallel 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:IC ADC 14BIT 105MSPS LFCSP-64
AD9640BCPZ-125 制造商:Analog Devices 功能描述:IC ADC 14BIT 125MSPS LFCSP-64 制造商:Analog Devices 功能描述:IC, ADC, 14BIT, 125MSPS, LFCSP-64, Resolution (Bits):14bit, Sampling Rate:150MSP