參數(shù)資料
型號： AD9736-DPG2-EBZ
廠商： Analog Devices Inc
文件頁數(shù)： 24/72頁
文件大?。?/td> 0K
描述： BOARD EVAL FOR AD9736
產(chǎn)品培訓(xùn)模塊： DAC Architectures
設(shè)計(jì)資源： AD9736-DPG2-EBZ Schematic
AD9736-DPG2-EBZ BOM
AD9736-DPG2-EBZ Gerber Files
標(biāo)準(zhǔn)包裝： 1
DAC 的數(shù)量： 1
位數(shù)： 14
采樣率（每秒）： 1.2G
數(shù)據(jù)接口： 并聯(lián)
DAC 型： 電流
工作溫度： -40°C ~ 85°C
已供物品： 板
已用 IC / 零件： AD9736
AD9734/AD9735/AD9736
Rev. A | Page 30 of 72
SPI REGISTER DETAILS
Reading these registers returns previously written values for all defined register bits, unless otherwise noted. Reset value for write registers
in bold text.
MODE REGISTER (REG. 0)
ADDR
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0x00
MODE
SDIO_DIR
LSB/MSB
RESET
LONG_INS
2× MODE
FIFO MODE
DATAFRMT
PD
Table 10. Mode Register Bit Descriptions
Bit Name
Read/Write
Description
SDIO_DIR
WRITE
0, input only per SPI standard.
1, bidirectional per SPI standard.
LSB/MSB
WRITE
0, MSB first per SPI standard.
1, LSB first per SPI standard.
NOTE: Only change LSB/MSB order in single-byte instructions to avoid erratic behavior due to bit
order errors.
RESET
WRITE
0, execute software reset of SPI and controllers, reload default register values except Registers 0x00
and 0x04.
1, set software reset, write 0 on the next (or any following) cycle to release the reset.
LONG_INS
WRITE
0, short (single-byte) instruction word.
1, long (two-byte) instruction word, not necessary since the maximum internal address is REG31
(0x1F).
2×_MODE
WRITE
0, disable 2× interpolation filter.
1, enable 2× interpolation filter.
FIFO_MODE
WRITE
0, disable FIFO synchronization.
1, enable FIFO synchronization.
DATAFRMT
WRITE
0, signed input DATA with midscale = 0x0000.
1, unsigned input DATA with midscale = 0x2000.
PD
WRITE
0, enable LVDS Receiver, DAC, and clock circuitry.
1, power down LVDS Receiver, DAC, and clock circuitry.
INTERRUPT REQUEST REGISTER (IRQ) (REG. 1)
ADDR
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0x01
IRQ
LVDS
SYNC
CROSS
RESERVED
IE_LVDS
IE_SYNC
IE_CROSS
RESERVED
Table 11. Interrupt Register Bit Descriptions
Bit Name
Read/Write
Description
LVDS
WRITE
Don’t care.
READ
0, no active LVDS receiver interrupt.
1, interrupt in LVDS receiver occurred.
SYNC
WRITE
Don’t care.
READ
0, no active SYNC logic interrupt.
1, interrupt in SYNC logic occurred.
CROSS
WRITE
Don’t care.
READ
0, no active CROSS logic interrupt.
1, interrupt in CROSS logic occurred.
IE_LVDS
WRITE
0, reset LVDS receiver interrupt and disable future LVDS receiver interrupts.
1, enable LVDS receiver interrupt to activate IRQ pin.
IE_SYNC
WRITE
0, reset SYNC logic interrupt and disable future SYNC logic interrupts.
1, enable SYNC logic interrupt to activate IRQ pin.
IE_CROSS
WRITE
0, reset CROSS logic interrupt and disable future CROSS logic interrupts.
1, enable CROSS logic interrupt to activate IRQ pin.
相關(guān)PDF資料
PDF描述
HCM11DSEN-S243 CONN EDGECARD 22POS .156 EYELET
GCB10DHFD CONN CARDEDGE 20POS .050" SMD
AD9786-EBZ BOARD EVALUATION FOR AD9786
MIC2099-1YMT TR IC DISTRIBUTION SWITCH
RCA10DRMI-S288 CONN EDGECARD 20POS .125 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9736-EB 制造商:Analog Devices 功能描述:14-BIT, 1.2 GSPS TXDAC+? D/A CONVERTER - Bulk
AD9736-EBZ 制造商:Analog Devices 功能描述:EVAL BD FOR AD9735 DAC, 10-/12-/14BIT, 1200 MSPS DACS - Bulk
AD9736XBC 制造商:Analog Devices 功能描述:14-BIT 1600 MSPS D/A CONVERTER - Bulk
AD9737A 制造商:AD 制造商全稱:Analog Devices 功能描述:11-/14-Bit, 2.5 GSPS
AD9737ABBCZ 功能描述:IC DAC 11BIT 2.5GSPS RF 160BGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*