- 您現(xiàn)在的位置：買賣IC網 > PDF目錄17062 > AD9736-DPG2-EBZ (Analog Devices Inc)BOARD EVAL FOR AD9736 PDF資料下載
參數(shù)資料
| 型號： | AD9736-DPG2-EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 29/72頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9736 |
| 產品培訓模塊： | DAC Architectures |
| 設計資源： | AD9736-DPG2-EBZ Schematic AD9736-DPG2-EBZ BOM AD9736-DPG2-EBZ Gerber Files |
| 標準包裝： | 1 |
| DAC 的數(shù)量： | 1 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 1.2G |
| 數(shù)據(jù)接口： | 并聯(lián) |
| DAC 型： | 電流 |
| 工作溫度： | -40°C ~ 85°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | AD9736 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
AD9734/AD9735/AD9736
Rev. A | Page 35 of 72
THEORY OF OPERATION
The AD9736, AD9735, and AD9734 are 14-bit, 12-bit, and
10-bit DACs that run at an update rate up to 1.2 GSPS. Input
data can be accepted up to the full 1.2 GSPS rate, or a 2×
interpolation filter can be enabled (2× mode) allowing full
speed operation with a 600 MSPS input data rate. The DATA
and DATACLK_IN inputs are parallel LVDS, meeting the IEEE
reduced swing LVDS specifications with the exception of input
hysteresis. The DATACLK_IN input runs at one-half the input
DATA rate in a double data rate (DDR) format. Each edge of
DATACLK_IN transfers DATA into the AD9736, as shown in
The DACCLK/DACCLK+ inputs (Pin E1 and Pin F1) directly
drive the DAC core to minimize clock jitter. The DACCLK
signal is also divided by 2 (1× and 2× mode), then output as the
DATACLK_OUT. The DATACLK_OUT signal clocks the data
source. The DAC expects DDR LVDS data (DB<13:0>) aligned
with the DDR input clock (DATACLK_IN) from a circuit simi-
relationships.
Table 19. AD973x Clock Relationship
MODE
DACCLK
DATACLK_OUT
DATACLK_IN
DATA
1×
1.2 GHz
600 MHz
1.2 GSPS
2×
1.2 GHz
600 MHz
300 MHz
600 MSPS
Maintaining correct alignment of data and clock is a common
challenge with high speed DACs, complicated by changes in
temperature and other operating conditions. Using the
DATACLK_OUT signal to generate the data allows most of the
internal process, temperature, and voltage delay variation to be
cancelled. The AD973x further simplifies this high speed data
capture problem with two adaptive closed-loop timing
controllers.
One timing controller manages the LVDS data and data clock
alignment (LVDS controller), and the other manages the LVDS
data and DACCLK alignment (sync controller).
The LVDS controller locates the data transitions and delays the
DATACLK_IN so that its transition is in the center of the valid
data window. The sync controller manages the FIFO that moves
data from the LVDS DATACLK_IN domain to the DACCLK
domain.
Both controllers can operate in manual mode under external
processor control, in surveillance mode where error conditions
generate external interrupts, or in automatic mode where errors
are automatically corrected.
The LVDS and sync controllers include moving average filtering
for noise immunity and variable thresholds to control activity.
Normally, the controllers are set to run in automatic mode,
making any necessary adjustments without dropping or dupli-
cating samples sent to the DAC. Both controllers require initial
calibration prior to entering automatic update mode.
The AD973x analog output changes 35 DACCLK cycles after
the input data changes in 1× mode with the FIFO disabled. The
FIFO adds up to eight additional cycles of delay. This delay is
read from the SPI port. Internal clock delay variation is less
than a single DACCLK cycle at 1.2 GHz (833 ps).
Stopping the AD973x DATACLK_IN while the DACCLK is still
running can lead to unpredictable output signals. This occurs
because the internal digital signal path is interleaved. The last
two samples clocked into the DAC continue to be clocked out
by DACCLK even after DATACLK_IN has stopped. The result-
ing output signal is at a frequency of one-half fDAC, and the
amplitude depends on the difference between the last two
samples.
Control of the AD973x functions is via the serially programmed
registers listed in Table 9. Optionally, a limited number of func-
tions can be directly set by external pins in pin mode.
相關PDF資料 |
PDF描述 |
|---|---|
| HCM11DSEN-S243 | CONN EDGECARD 22POS .156 EYELET |
| GCB10DHFD | CONN CARDEDGE 20POS .050" SMD |
| AD9786-EBZ | BOARD EVALUATION FOR AD9786 |
| MIC2099-1YMT TR | IC DISTRIBUTION SWITCH |
| RCA10DRMI-S288 | CONN EDGECARD 20POS .125 EXTEND |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9736-EB | 制造商:Analog Devices 功能描述:14-BIT, 1.2 GSPS TXDAC+? D/A CONVERTER - Bulk |
| AD9736-EBZ | 制造商:Analog Devices 功能描述:EVAL BD FOR AD9735 DAC, 10-/12-/14BIT, 1200 MSPS DACS - Bulk |
| AD9736XBC | 制造商:Analog Devices 功能描述:14-BIT 1600 MSPS D/A CONVERTER - Bulk |
| AD9737A | 制造商:AD 制造商全稱:Analog Devices 功能描述:11-/14-Bit, 2.5 GSPS |
| AD9737ABBCZ | 功能描述:IC DAC 11BIT 2.5GSPS RF 160BGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 標準包裝:1 系列:- 設置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復。