參數(shù)資料
型號： AD9736-DPG2-EBZ
廠商： Analog Devices Inc
文件頁數(shù)： 39/72頁
文件大?。?/td> 0K
描述： BOARD EVAL FOR AD9736
產(chǎn)品培訓模塊： DAC Architectures
設(shè)計資源： AD9736-DPG2-EBZ Schematic
AD9736-DPG2-EBZ BOM
AD9736-DPG2-EBZ Gerber Files
標準包裝： 1
DAC 的數(shù)量： 1
位數(shù)： 14
采樣率（每秒）： 1.2G
數(shù)據(jù)接口： 并聯(lián)
DAC 型： 電流
工作溫度： -40°C ~ 85°C
已供物品： 板
已用 IC / 零件： AD9736
AD9734/AD9735/AD9736
Rev. A | Page 44 of 72
DIGITAL BUILT-IN SELF TEST (BIST)
OVERVIEW
The AD973x includes an internal signature generator that
processes incoming data to create unique signatures. These
signatures are read back from the SPI port, allowing verification
of correct data transfer into the AD973x. BIST vectors provided
on the AD973x-EB evaluation board CD check the full width
data input or individual bits for PCB debug, utilizing the
procedure in the AD973X BIST Procedure section. Alterna-
tively, any vector can be used provided the expected signature is
calculated in advance.
The MATLAB routine, in the Generating Expected Signatures
section, calculates the expected signature. BIST verifies correct
data transfer because not all errors are always evident on a
spectrum analyzer. There are four BIST signature generators
that can be read back using Reg. 18 to Reg. 21, based on the
setting of the BIST selection bits (Reg. 17, Bits 7:6), as shown in
Table 24. The BIST signature returned from the AD973x
depends on the digital input during the test. Because the filters
in the DAC have memory, it is important to put the correct idle
value on the DATA input to flush the memory prior to reading
the BIST signature.
Placing the idle value on the data input also allows the BIST to
be set up while the DAC clock is running. The idle value should
be all 0s in unsigned mode (0x0000) and all 0s except for the
MSB in twos complement mode (0x2000).
The BIST consists of two stages; the first stage is after the LVDS
receiver and the second stage is after the FIFO. The first BIST
stage verifies correct sampling of the data from the LVDS bus
while the second BIST stage verifies correct synchronization
between the DAC_CLK domain and the DATACLK_IN
domain. The BIST vector is generated using 32-bit LFSR
signature logic. Because the internal architecture is a 2-bus
parallel system, there are two 32-bit LFSR signature logic blocks
on both the LVDS and SYNC blocks. Figure 84 shows where the
LVDS and SYNC phases are located.
Table 24. BIST Selection Bits
Bit
SEL<1>
SEL<0>
LVDS Phase 1
0
LVDS Phase 2
0
1
SYNC Phase 1
1
0
SYNC Phase 2
1
LVDS
RX
DB<13:0>
DATACLK_IN
SYNC LOGIC
FIFO
2x
D1
D2
DAC
LVDS
BIST
PH1
(RISE)
LVDS
BIST
PH2
(FALL)
SYNC
BIST
PH1
(RISE)
SYNC
BIST
PH2
(FALL)
SPI PORT
04862-082
Figure 84. Block Diagram Showing LVDS and SYNC Phase 1 and SYNC Phase 2
相關(guān)PDF資料
PDF描述
HCM11DSEN-S243 CONN EDGECARD 22POS .156 EYELET
GCB10DHFD CONN CARDEDGE 20POS .050" SMD
AD9786-EBZ BOARD EVALUATION FOR AD9786
MIC2099-1YMT TR IC DISTRIBUTION SWITCH
RCA10DRMI-S288 CONN EDGECARD 20POS .125 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9736-EB 制造商:Analog Devices 功能描述:14-BIT, 1.2 GSPS TXDAC+? D/A CONVERTER - Bulk
AD9736-EBZ 制造商:Analog Devices 功能描述:EVAL BD FOR AD9735 DAC, 10-/12-/14BIT, 1200 MSPS DACS - Bulk
AD9736XBC 制造商:Analog Devices 功能描述:14-BIT 1600 MSPS D/A CONVERTER - Bulk
AD9737A 制造商:AD 制造商全稱:Analog Devices 功能描述:11-/14-Bit, 2.5 GSPS
AD9737ABBCZ 功能描述:IC DAC 11BIT 2.5GSPS RF 160BGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*