- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17062 > AD9739A-FMC-EBZ (Analog Devices Inc)BOARD EVAL W/FMC CONN FPGA DEV PDF資料下載
參數(shù)資料
| 型號： | AD9739A-FMC-EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 46/64頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL W/FMC CONN FPGA DEV |
| 設(shè)計資源： | AD9739A-FMC-EBZ Gerber Files AD9739A-FMC-EBZ Layout |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | TxDAC® |
| DAC 的數(shù)量： | 1 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 2.5G |
| 數(shù)據(jù)接口： | 串行，SPI? |
| DAC 型： | 電流 |
| 工作溫度： | -40°C ~ 85°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | AD9739A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當(dāng)前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
AD9737A/AD9739A
Data Sheet
Rev. | Page 50 of 64
FINE
DELAY
DDR
FF
DBx[13:1]
DATA RECEIVER CONTROLLER
DCI DELAY
SAMPLE
DELAY
DCI
PRE
POST
SAMPLE
DCI WINDOW PRE
DCI WINDOW POST
DCI WINDOW SAMPLE
DATA TO
CORE
DELAY
FINE
DELAY
FINE
DELAY
STATE MACHINE/
TRACKING LOOP
ELASTIC FIFO
DDR
FF
DDR
FF
DDR
FF
DDR
FF
180
0
FDAC
DIV-BY-4
90
270
DELAY
DDR
FF
DDR
FF
DCI
DELAY
PATH
SAMPLE
DELAY
PATH
DCO
09616-
080
Figure 160. Top Level Diagram of the Data Receiver Controller
The DIV-BY-4 circuit generates four clock phases that serve as
inputs to the data receiver controller. All DDR registers in the
data and DCI paths operate on both clock edges; however, for
clarity purposes, only the phases (that is, 0° and 90°) corresponding
to the positive edge of each path are shown. One of the DIV-BY-
4 phases is used to generate the DCO signal; therefore, the phase
relationship between DCO and clocks fed into the controller
remains fixed. Note that it is this attribute that allows possible
factory calibration of images and clock spurs that are attributed
to fDAC/4 modulation of the critical DAC clock.
After this data has been successively sampled into the first set of
registers, an elastic FIFO is used to transfer the data into the
continuously between the two clock domains, the data receiver
controller should always be enabled and placed into track mode
(Register 0x10, Bit 1 and Bit 0). Tracking mode operates cont-
inuously in the background to track delay variations between
the host and AD9737A/AD9739A clock domains. It does so by
ensuring that the DCI signal is sampled within a very narrow
window defined by two internally generated clocks (that is, PRE
and PST), as shown in Figure 161. Note that proper sampling of
the DCI signal can also be confirmed by monitoring the status
of DCI_PRE_PH0 (Register 0x0C, Bit 2) and DCI_PST_PH0
(Register 0x0C, Bit 0). If the delay settings are correct, the state
of DCI_ PRE_PH0 should be 0, and the state of DCI_PST_PH0
should be 1.
DCI
FINE DELAY
PST
FINE DELAY
PRE
FINE_DEL_SKEW
09616-
081
Figure 161. Pre- and Post-Delay Sampling Diagram
The skew or window width (FINE_DEL_SKEW) is set via
Register 0x13, Bits[3:0], with a maximum skew of approximately
300 ps and resolution of 12 ps. It is recommended that the skew
be set to 36 ps (that is, Register 0x13 = 0x72) during initialization.
Note that the skew setting also affects the speed of the controller
loop, with tighter skew settings corresponding to longer
response time.
Data Receiver Controller Initialization Description
The data controller should be initialized and placed into track
mode as the second step in the SPI boot sequence. The following
steps are recommended for the initialization of the data receiver
controller:
1. Set FINE_DEL_SKEW to 2 for a larger DCI sampling window
(Register 0x13 = 0x72). Note that the default DCI_DEL and
SMP_DEL settings of 167 are optimum.
2. Disable the controller before enabling (that is, Register 0x10
= 0x00).
3. Enable the Rx controller in two steps: Register 0x10 = 0x02
followed by Register 0x10 = 0x03.
4. Wait 135 k clock cycles.
5. Read back Register 0x21 and confirm that it is equal to
0x05 to ensure that the DLL loop is locked and tracking.
6. Read back the DCI_DEL value to determine whether the
value falls within a user defined tracking guard band. If it
does not, go back to Step 2.
C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GSM10DRSI | CONN EDGECARD 20POS DIP .156 SLD |
| EEM25DRYI-S13 | CONN EDGECARD 50POS .156 EXTEND |
| EBM24DRMN-S288 | CONN EDGECARD 48POS .156 EXTEND |
| 0210390994 | CABLE JUMPER 1MM .127M 29POS |
| MIC2003-1.2YML TR | IC DISTRIBUTION SW 1.2A 6-MLF |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9739AXBCZ | 制造商:Analog Devices 功能描述:14-BIT, 2500 MSPS, RF DIGITAL-TO-ANALOG CONVERTER - Rail/Tube |
| AD9739BBC | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 14 Bit 2.5 GSPS DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| AD9739BBCRL | 制造商:Analog Devices 功能描述:DAC 1-CH 14-bit 160-Pin CSP-BGA T/R 制造商:Analog Devices 功能描述:DAC 1CH 14BIT 160CSPBGA - Tape and Reel 制造商:Analog Devices 功能描述:IC DAC 14BIT 2.5GSPS RF 160BGA 制造商:Analog Devices Inc. 功能描述:Digital to Analog Converters - DAC 14 Bit 2.5 GSPS DAC 制造商:Analog Devices 功能描述:CONVERTER - DAC |
| AD9739BBCZ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 14 Bit 2.5 GSPS DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| AD9739BBCZ | 制造商:Analog Devices 功能描述:IC DAC 14BIT 2.5GSPS CSPBGA-160 制造商:Analog Devices 功能描述:IC, DAC, 14BIT, 2.5GSPS, CSPBGA-160 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。