- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17062 > AD9739A-FMC-EBZ (Analog Devices Inc)BOARD EVAL W/FMC CONN FPGA DEV PDF資料下載
參數(shù)資料
| 型號： | AD9739A-FMC-EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 48/64頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL W/FMC CONN FPGA DEV |
| 設計資源： | AD9739A-FMC-EBZ Gerber Files AD9739A-FMC-EBZ Layout |
| 標準包裝： | 1 |
| 系列： | TxDAC® |
| DAC 的數(shù)量： | 1 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 2.5G |
| 數(shù)據(jù)接口： | 串行，SPI? |
| DAC 型： | 電流 |
| 工作溫度： | -40°C ~ 85°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | AD9739A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
AD9737A/AD9739A
Data Sheet
Rev. | Page 52 of 64
The LVDS receivers include 100 Ω termination resistors, as shown
in Figure 163. These receivers meet the IEEE-1596.3-1996
reduced swing specification (with the exception of input hysteresis,
which cannot be guaranteed over all process corners). Figure 164
and Table 26 show an example of nominal LVDS voltage levels
seen at the input of the differential receiver with resulting
common-mode voltage and equivalent logic level. Note that
capability; hence, any unused input should be biased with an
external circuit or static driver. The LVDS receivers can be
powered-down via Register 0x01, Bit 4.
LVDS INPUTS
(NO FAIL-SAFE)
V
P
LVDS
RECEIVER
GND
100
V
N
V
P,N
V
COM
= (V
P
+ V
N
)/2
LOGIC BIT
EQUIVALENT
V
P
V
N
V
P
V
N
Example
1.4V
1.0V
0.4V
–0.4V
0V
LOGIC 1
LOGIC 0
09616-
084
Figure 164. LVDS Data Input Levels
Table 26. Example of LVDS Input Levels
Applied Voltages
Resulting
Differential
Voltage
Resulting
Common-
Mode
Voltage
Logic Bit
Binary
Equivalent
VP
VN
VP,N
VCOM
1.4 V
1.0 V
+0.4 V
1.2 V
1
1.0 V
1.4 V
0.4 V
1.2 V
0
1.0 V
0.8 V
+200 mV
900 mV
1
0.8 V
1.0 V
200 mV
900 mV
0
MU CONTROLLER
A delay lock loop (DLL) is used to optimize the timing between
the internal digital and analog domains of the AD9737A/AD9739A
such that data is successfully transferred into the TxDAC core at
rates of up to 2.5 GSPS. As shown in Figure 165, the DAC clock
is split into an analog and a digital path with the critical analog
path leading to the DAC core (for minimum jitter degradation)
and the digital path leading to a programmable delay line. Note that
the output of this delay line serves as the master internal digital
clock from which all other internal and external digital clocks
are derived. The amount of delay added to this path is under the
control of the Mu controller, which optimizes the timing between
these two clock domains and continuously tracks any variation
(once in track mode) to ensure proper data hand-off.
14-BIT
DATA
14-BIT
DATA
IOUTP
IOUTN
DIGITAL
CIRCUITRY
ANALOG
CIRCUITRY
MU
DELAY
DAC
CLOCK
PHASE
DETECTOR
MU
DELAY
CONTROLLER
09616-
085
Figure 165. AD97339A Mu Delay Controller Block Diagram
The Mu controller adjusts the timing relationship between the
digital and analog domains via a tapped digital delay line having
a nominal total delay of 864 ps. The delay value is programmable
to a 9-bit resolution (that is, 0 to 432 decimal) via the MUDEL
bits (Register 0x27 and 0x28), resulting in a nominal resolution
of 2 ps/LSB. Because a time delay maps to a phase offset for a
fixed clock frequency, the control loop essentially compares the
phase relationship between the two clock domains and adjusts
the phase (that is, via a tapped delay line) of the digital clock such
that it is at the desired fixed phase offset (SET_PHS) from the
critical analog clock.
0
2
4
6
8
10
12
14
16
18
0
40
80
120
160
200
240
280
320
360
400
440
SEARCH STARTING
LOCATION
GUARD
BAND
GUARD
BAND
MU DELAY
M
U
P
HAS
E
DESIRED
PHASE
09616-
086
Figure 166. Typical Mu Phase Characteristic Plot at 2.4 GSPS
Figure 166 maps the typical Mu phase characteristic at 2.4 GSPS vs.
the 9-bit digital delay setting (MUDEL). The Mu phase scaling
is such that a value of 16 corresponds to 180 degrees. The critical
keep-out window between the digital and analog domains occurs
at a value of 0 (but can extend out to 2 depending on the clock
rate). The target Mu phase (and slope) is selected to provide
optimum ac performance while ensuring that the Mu controller
for any device can establish and maintain lock. For example,
although a slope and phase setting of 6 is considered optimum
for operation between 1.6 GSPS and 2.5 GSPS, other values are
required below 1.6 GSPS.
C
相關PDF資料 |
PDF描述 |
|---|---|
| GSM10DRSI | CONN EDGECARD 20POS DIP .156 SLD |
| EEM25DRYI-S13 | CONN EDGECARD 50POS .156 EXTEND |
| EBM24DRMN-S288 | CONN EDGECARD 48POS .156 EXTEND |
| 0210390994 | CABLE JUMPER 1MM .127M 29POS |
| MIC2003-1.2YML TR | IC DISTRIBUTION SW 1.2A 6-MLF |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9739AXBCZ | 制造商:Analog Devices 功能描述:14-BIT, 2500 MSPS, RF DIGITAL-TO-ANALOG CONVERTER - Rail/Tube |
| AD9739BBC | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 14 Bit 2.5 GSPS DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| AD9739BBCRL | 制造商:Analog Devices 功能描述:DAC 1-CH 14-bit 160-Pin CSP-BGA T/R 制造商:Analog Devices 功能描述:DAC 1CH 14BIT 160CSPBGA - Tape and Reel 制造商:Analog Devices 功能描述:IC DAC 14BIT 2.5GSPS RF 160BGA 制造商:Analog Devices Inc. 功能描述:Digital to Analog Converters - DAC 14 Bit 2.5 GSPS DAC 制造商:Analog Devices 功能描述:CONVERTER - DAC |
| AD9739BBCZ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 14 Bit 2.5 GSPS DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| AD9739BBCZ | 制造商:Analog Devices 功能描述:IC DAC 14BIT 2.5GSPS CSPBGA-160 制造商:Analog Devices 功能描述:IC, DAC, 14BIT, 2.5GSPS, CSPBGA-160 |
發(fā)布緊急采購，3分鐘左右您將得到回復。