TMIN to T
參數(shù)資料
型號(hào)： AD9776BSVZRL
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 53/56頁(yè)
文件大?。?/td> 0K
描述： IC DAC 12BIT DUAL 1GSPS 100TQFP
產(chǎn)品培訓(xùn)模塊： DAC Architectures
標(biāo)準(zhǔn)包裝： 1,000
位數(shù)： 12
數(shù)據(jù)接口： 并聯(lián)
轉(zhuǎn)換器數(shù)目： 2
電壓電源： 模擬和數(shù)字
功率耗散（最大）： 300mW
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 100-TQFP 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝： 100-TQFP-EP（14x14）
包裝： 帶卷 (TR)
輸出數(shù)目和類型： 4 電流，單極
采樣率（每秒）： 1G
AD9776/AD9778/AD9779
Rev. A | Page 6 of 56
DIGITAL SPECIFICATIONS
TMIN to TMAX, AVDD33 = 3.3 V, DVDD33 = 3.3 V, DVDD18 = 1.8 V, CVDD18 = 1.8 V,
= 20 mA, maximum sample rate, unless
otherwise noted. LVDS driver and receiver are compliant to the IEEE-1596 reduced range link, unless otherwise noted.
S
OUTF
I
Table 2. AD9776, AD9778, and AD9779 Digital Specifications
Parameter
Conditions
Min
Typ
Max
Unit
CMOS INPUT LOGIC LEVEL
Input VIN Logic High
2.0
V
Input VIN Logic Low
0.8
V
Maximum Input Data Rate at Interpolation
1×
300
MSPS
2×
250
MSPS
4×
200
MSPS
8×
125
MSPS
CMOS OUTPUT LOGIC LEVEL (DATACLK, PIN 37)1
Output VOUT Logic High
2.4
V
Output VOUT Logic Low
0.4
V
LVDS RECEIVER INPUTS (SYNC_I+, SYNC_I)
SYNC_I+ = VIA, SYNC_I = VIB
Input Voltage Range, VIA or VIB
825
1575
mV
Input Differential Threshold, VIDTH
100
+100
mV
Input Differential Hysteresis, VIDTHH VIDTHL
20
mV
Receiver Differential Input Impedance, RIN2
80
120
Ω
LVDS Input Rate
125
MSPS
Set-Up Time, SYNC_I to DAC Clock
0.2
ns
Hold Time, SYNC_I to DAC Clock
1
ns
LVDS DRIVER OUTPUTS (SYNC_O+, SYNC_O)
SYNC_O+ = VOA, SYNC_O = VOB, 100 Ω termination
Output Voltage High, VOA or VOB
825
1575
mV
Output Voltage Low, VOA or VOB
1025
mV
Output Differential Voltage, |VOD|
150
200
250
mV
Output Offset Voltage, VOS
1150
1250
mV
Output Impedance, RO
Single-ended
80
100
120
Ω
Maximum Clock Rate
1
GHz
DAC CLOCK INPUT (CLK+, CLK)
Differential Peak-to-Peak Voltage (CLK+, CLK)3
400
800
2000
mV
Common-Mode Voltage
300
400
500
mV
Maximum Clock Rate4
1
GSPS
SERIAL PERIPHERAL INTERFACE
Maximum Clock Rate (SCLK)
40
MHz
Minimum Pulse Width High
12.5
ns
Minimum Pulse Width Low
12.5
ns
1 Specification is at a DATACLK frequency of 100 MHz into a 1 kΩ load; maximum drive capability of 8 mA. At higher speeds or greater loads, best practice suggests
using an external buffer for this signal.
2 Guaranteed at 25°C. Can drift above 120 Ω at temperatures above 25°C.
3 When using the PLL, a differential swing of 2 V p-p is recommended.
4 Typical maximum clock rate when DVDD18 = CVDD18 = 1.9 V.
相關(guān)PDF資料
PDF描述
NCS2553DR2G IC TRPL VIDEO AMP W/FILTER 8SOIC
VE-261-MY-B1 CONVERTER MOD DC/DC 12V 50W
VE-260-MY-B1 CONVERTER MOD DC/DC 5V 50W
AD5391BCPZ-5-REEL7 IC DAC 12BIT 16CHAN 5V 64LFCSP
AD5391BCPZ-5-REEL IC DAC 12BIT 16CHAN 5V 64-LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9776-EB 制造商:Analog Devices 功能描述:AD9776 EVAL BOARD - Bulk
AD9776-EBZ 制造商:Analog Devices 功能描述:DUAL 12B, 1.0 GSPS TXDAC - Bulk
AD9777 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MHz to 6 GHz Broadband Quadrature Modulator
AD9777BSV 制造商:Analog Devices 功能描述:DAC 2-CH R-2R 16-bit 80-Pin TQFP EP 制造商:Rochester Electronics LLC 功能描述:16BIT 160 MSPS DUAL TXDAC+ D/A CONVERTER - Bulk 制造商:Analog Devices 功能描述:Digital-Analog Converter IC Interface Ty
AD9777BSVRL 制造商:Analog Devices 功能描述:DAC 2-CH R-2R 16-bit 80-Pin TQFP EP T/R
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*