- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362132 > ADCRM Analog-to-Digital Reference Manual PDF資料下載
參數(shù)資料
| 型號(hào)： | ADCRM |
| 英文描述： | Analog-to-Digital Reference Manual |
| 中文描述： | 模擬到數(shù)字參考手冊 |
| 文件頁數(shù)： | 29/46頁 |
| 文件大?。?/td> | 415K |
| 代理商： | ADCRM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
ADC
REFERENCE MANUAL
DIGITAL CONTROL SUBSYSTEM
MOTOROLA
5-9
MULT — Multichannel Conversion
0 = Conversion sequence(s) run on a channel selected by CD:CA.
1 = Sequential conversion of four or eight channels selected by CD:CA.
S8CM — Select Eight-Conversion Sequence Mode
0 = Four-conversion sequence
1 = Eight-conversion sequence
CD:CA — Channel Selection
The bits in this field are used to select an input or block of inputs for A/D conversion.
Table 5-5
and
Table 5-6
explain the operation of these fields.
5.7.3 ADC Status Register (ADSTAT)
ADSTAT is a read-only register that contains the sequence complete flag (SCF), con-
version counter (CCTR), and one channel converted flag (CCF) for each of the eight
channels.
SCF — Sequence Complete Flag
This bit is set at the end of the conversion sequence when SCAN = 0 in ADCTL1 and
set at the end of the first conversion sequence when SCAN = 1.
0 = Sequence not complete
1 = Sequence complete
CCTR[2:0] — Conversion Counter
This field shows the content of the conversion counter pointer during a conversion se-
quence. The value is the number of the next result register to be written to (i.e., the
channel currently being converted).
CCF[7:0] — Conversion Complete Flags
Each bit in this field corresponds to an A/D result register (CCF7 corresponds to
RSLT7, etc.). A bit is set when conversion of the corresponding input is complete and
is cleared when the result register containing the converted value is read.
5.8 Result Registers (RSLT0–RSLT7)
The eight read-only result registers store data after conversion is complete. Each reg-
ister can be read from three different addresses in the register block. Data format de-
pends on the address from which it is read. The result registers reside on the internal
differential data bus.
ADSTAT
— ADC Status Register
$XXXX0E
15
14
11
10
8
7
0
SCF
NOT USED
CCTR
CCF
RESET:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADCS-1021 | ECONOLINE: REC3-S_DRW(Z)/H* - 3W DIP Package- 1kVDC Isolation- Wide Input 2:1 & 4:1- Regulated Output- 100% Burned In- UL94V-0 Package Material- Continuous Short Circiut Protection- Efficiency to 80% |
| ADCS-2021 | CMOS Image Sensors |
| ADCS-1121 | Monochrome CMOS Image Sensor (CIF) |
| ADCS-2121 | Monochrome CMOS Image Sensor (VGA) |
| ADC | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADCS-1021 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:CMOS Image Sensors |
| ADCS-1120 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Agilent CMOS Monochrome Image Sensors |
| ADCS-1121 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Monochrome CMOS Image Sensor (CIF) |
| ADCS-2021 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:CMOS Image Sensors |
| ADCS-2120 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Agilent CMOS Monochrome Image Sensors |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。