參數(shù)資料
型號: ADF4193WCCPZ-RL7
廠商: Analog Devices Inc
文件頁數(shù): 1/32頁
文件大?。?/td> 0K
描述: IC PLL FREQ SYNTHESIZER 32LFCSP
標準包裝: 1,500
類型: 時鐘/頻率合成器,RF
PLL:
輸入: CMOS,TTL
輸出: 時鐘
電路數(shù): 1
比率 - 輸入:輸出: 2:1
差分 - 輸入:輸出: 是/無
頻率 - 最大: 3.5GHz
除法器/乘法器: 是/是
電源電壓: 2.7 V ~ 3.3 V
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
供應商設備封裝: 32-LFCSP-VQ
包裝: 帶卷 (TR)
Low Phase Noise, Fast Settling PLL
Frequency Synthesizer
Data Sheet
Rev. F
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityisassumedbyAnalogDevicesforitsuse,norforanyinfringementsofpatentsorother
rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
2005–2013 Analog Devices, Inc. All rights reserved.
FEATURES
New, fast settling, fractional-N PLL architecture
Single PLL replaces ping-pong synthesizers
Frequency hop across GSM band in 5 s with phase settled
by 20 s
0.5° rms phase error at 2 GHz RF output
Digitally programmable output phase
RF input range up to 3.5 GHz
3-wire serial interface
On-chip, low noise differential amplifier
Phase noise figure of merit: 216 dBc/Hz
Loop filter design possible using ADIsimPLL
Qualified for automotive applications
APPLICATIONS
GSM/EDGE base stations
PHS base stations
Instrumentation and test equipment
GENERAL DESCRIPTION
The ADF4193 frequency synthesizer can be used to implement
local oscillators in the upconversion and downconversion
sections of wireless receivers and transmitters. Its architecture
is specifically designed to meet the GSM/EDGE lock time
requirements for base stations. It consists of a low noise, digital
phase frequency detector (PFD), and a precision differential
charge pump. There is also a differential amplifier to convert
the differential charge pump output to a single-ended voltage
for the external voltage-controlled oscillator (VCO).
The Σ-Δ based fractional interpolator, working with the N
divider, allows programmable modulus fractional-N division.
Additionally, the 4-bit reference (R) counter and on-chip
frequency doubler allow selectable reference signal (REFIN)
frequencies at the PFD input. A complete phase-locked loop
(PLL) can be implemented if the synthesizer is used with an
external loop filter and a VCO. The switching architecture
ensures that the PLL settles inside the GSM time slot guard
period, removing the need for a second PLL and associated
isolation switches. This decreases cost, complexity, PCB area,
shielding, and characterization on previous ping-pong GSM
PLL architectures.
FUNCTIONAL BLOCK DIAGRAM
05328-
001
N COUNTER
SW1
CPOUT+
CPOUT–
SW2
REFERENCE
DATA
LE
24-BIT
DATA
REGISTER
CLK
REFIN
AGND1
AGND2
DGND1
DGND2
DGND3
SDGND
SWGND
VDD
DGND
LOCK DETECT
RDIV
NDIV
SDVDD
DVDD1
DVDD2
DVDD3
AVDD1
VP1
VP2
VP3
RSET
OUTPUT
MUX
MUXOUT
+
HIGH Z
PHASE
FREQUENCY
DETECTOR
ADF4193
FRACTIONAL
INTERPOLATOR
MODULUS
REG
FRACTION
REG
INTEGER
REG
RFIN+
RFIN–
×2
DOUBLER
4-BIT R
COUNTER
÷2
DIVIDER
CHARGE
PUMP
+
DIFFERENTIAL
AMPLIFIER
CMR
AIN–
AIN+
AOUT
SW3
Figure 1.
相關PDF資料
PDF描述
V110A8H200BL3 CONVERTER MOD DC/DC 8V 200W
V110A8H200BG CONVERTER MOD DC/DC 8V 200W
VI-B7W-MY-F4 CONVERTER MOD DC/DC 5.5V 50W
VI-B7W-MY-F3 CONVERTER MOD DC/DC 5.5V 50W
MS27472E24F29S CONN RCPT 29POS WALL MT W/SCKT
相關代理商/技術參數(shù)
參數(shù)描述
ADF4196 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Phase Noise, Fast Settling, 6 GHz
ADF4196BCPZ 制造商:Analog Devices 功能描述:IC PLL SYNTHESIZER 32LFCSP 制造商:Analog Devices 功能描述:IC, PLL SYNTHESIZER, 32LFCSP
ADF4196BCPZ-RL7 制造商:Analog Devices 功能描述:
ADF4206 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual RF PLL Frequency Synthesizers
ADF4206BRU 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 16-Pin TSSOP