- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19463 > ADSP-21160NCBZ-100 (Analog Devices Inc)IC DSP CONTROLLER 32BIT 400-PBGA PDF資料下載
參數(shù)資料
| 型號： | ADSP-21160NCBZ-100 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 35/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP CONTROLLER 32BIT 400-PBGA |
| 產(chǎn)品培訓(xùn)模塊： | SHARC Processor Overview |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | SHARC® |
| 類型： | 浮點(diǎn) |
| 接口： | 主機(jī)接口，連接端口，串行端口 |
| 時鐘速率： | 100MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 512kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.90V |
| 工作溫度： | -40°C ~ 100°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 400-BBGA |
| 供應(yīng)商設(shè)備封裝： | 400-PBGA（27x27） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
ADSP-21160N
–40–
REV. 0
Output Drive Currents
Figure 27 shows typical I–V characteristics for the output drivers
of the ADSP-21160N. The curves represent the current drive
capability of the output drivers as a function of output voltage.
Power Dissipation
Total power dissipation has two components, one due to internal
circuitry and one due to the switching of external output drivers.
Internal power dissipation is dependent on the instruction
execution sequence and the data operands involved. Using the
current specifications (IDD-INPEAK, IDD-INHIGH, IDD-INLOW, IDD-IDLE)
from Electrical Characteristics on Page 14 and the current-
versus-operation information in Table 29, engineers can
estimate the ADSP-21160N’s internal power supply (VDDINT)
input current for a specific application, according to the formula.
The external component of total power dissipation is caused by
the switching of output pins. Its magnitude depends on:
the number of output pins that switch during each
cycle (O)
the maximum frequency at which they can switch (f)
their load capacitance (C)
their voltage swing (V
DD)
and is calculated by:
PEXT = O × C × VDD
2 × f
The load capacitance should include the processor’s package
capacitance (CIN). The switching frequency includes driving the
load high and then back low. Address and data pins can drive high
and low at a maximum rate of 1/(2tCK). The write strobe can
switch every cycle at a frequency of 1/tCK. Select pins switch at
1/(2tCK), but selects can switch on each cycle.
Example: Estimate PEXT with the following assumptions:
A system with one bank of external data memory—asyn-
chronous RAM (64-bit)
Four 64K × 16 RAM chips are used, each with a load
of 10 pF
External data memory writes occur every other cycle, a
rate of 1/(2 tCK), with 50% of the pins switching
The bus cycle time is 50 MHz (t
CK = 20 ns).
The PEXT equation is calculated for each class of pins that
can drive, as shown in Table 30.
A typical power consumption can now be calculated for these
conditions by adding a typical internal power dissipation:
PTOTAL = PEXT + PINT + PPLL
Figure 27. Typical Drive Currents
SWEEP (VDDEXT)VOLTAGE – V
03.5
0.5
1
1.5
2
2.5
3
S
O
U
R
C
E
(V
D
E
X
T
)
C
U
R
E
N
T
–
m
A
–80
–60
–40
–20
0
20
40
60
80
VDDEXT = 3.47V, –45°C
VDDEXT =3.47V, –45°C
VDDEXT =3.3V, 25°C
VDDEXT = 3.11V, 115°C
VOH
VDDEXT = 3.11V, 115°C
VDDEXT = 3.3V, 25°C
VOL
% Peak
I
DD-INPEAK
×
% High
I
DD-INHIGH
×
% Low
I
DD-INLOW
×
+ % Idle
I
DD-IDLE
×
I
DDINT
-----------------------------------------------------
Table 29. ADSP-21160N Operation Types vs. Input Current
Operation
Peak Activity
1
High Activity
Low Activity
Instruction Type
Multifunction
Single Function
Instruction Fetch
Cache
Internal Memory
Core Memory Access
2
2 per tCK Cycle
(DM
64 and PM
64)
1 per tCK Cycle
(DM
64)
None
Internal Memory DMA
1 per 2 tCCLK Cycles
None
External Memory DMA
1 per External Port Cycle ( 64)
1 per External Port Cycle (
64)
None
Data Bit Pattern for Core
Memory Access and DMA
Worst Case
Random
N/A
1 Peak Activity=IDD-INPEAK, High Activity=IDD-INHIGH, and Low Activity=IDD-INLOW. The state of the PEYEN bit (SIMD versus SISD mode) does not
influence these calculations.
2 These assume a 2:1 core clock ratio. For more information on ratios and clocks (tCK and tCCLK), see the timing ratio definitions on Page 16.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 171-009-213R021 | CONN DB9 FEMALE DIP SLD NICKEL |
| VE-2WM-CY-F4 | CONVERTER MOD DC/DC 10V 50W |
| ADSP-21062KSZ-133 | IC DSP CONTROLLER 32BIT 240MQFP |
| TAJC684K050SNJ | CAP TANT 0.68UF 50V 10% 2312 |
| EEM10DRKF | CONN EDGECARD 20POS DIP .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21160NCE-100 | 制造商:Analog Devices 功能描述: |
| ADSP-21160NKB-100 | 功能描述:IC DSP CONTROLLER 32BIT 400BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21160NKB-95 | 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer |
| ADSP-21160NKB-X | 制造商:Analog Devices 功能描述: |
| ADSP-21160NKBZ-100 | 功能描述:IC DSP CONTROLLER 32BIT 400-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。