參數(shù)資料
型號(hào): ADSP-21161NCCAZ100
廠商: Analog Devices Inc
文件頁(yè)數(shù): 22/60頁(yè)
文件大小: 0K
描述: IC DSP CONTROLLER 32BIT 225MBGA
產(chǎn)品培訓(xùn)模塊: SHARC Processor Overview
標(biāo)準(zhǔn)包裝: 1
系列: SHARC®
類型: 浮點(diǎn)
接口: 主機(jī)接口,連接端口,串行端口
時(shí)鐘速率: 100MHz
非易失內(nèi)存: 外部
芯片上RAM: 128kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.80V
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 225-BGA,CSPBGA
供應(yīng)商設(shè)備封裝: 225-CSPBGA(17x17)
包裝: 托盤(pán)
其它名稱: ADSP21161NCCAZ100
Rev. C
|
Page 29 of 60
|
January 2013
Memory Write — Bus Master
Use these specifications for asynchronous interfacing to memo-
ries (and memory-mapped peripherals) without reference to
CLKIN except for ACK pin requirements listed in footnote 1 of
Table 17. These specifications apply when the ADSP-21161N is
the bus master accessing external memory space in asynchro-
nous access mode.
Table 17. Memory Write — Bus Master
Parameter
Min
Max
Unit
Timing Requirements
tDAAK
ACK Delay from Address, Selects1, 2
tCKOP–0.5tCCLK–12+W
ns
tDSAK
ACK Delay from WR Low1
tCKOP–0.75tCCLK–11+W
ns
tSAKC
ACK Setup to CLKIN1
0.5tCCLK+3
ns
tHAKC
ACK Hold After CLKIN
1ns
Switching Characteristics
tDAWH
Address, Selects to WR Deasserted
tCKOP –0.25tCCLK –3+W
ns
tDAWL
Address, Selects to WR Low2
0.25tCCLK –3
ns
tWW
WR Pulsewidth
tCKOP–0.5tCCLK –1+W
ns
tDDWH
Data Setup Before WR High
tCKOP–0.25tCCLK –13.5+W
ns
tDWHA
Address Hold After WR Deasserted
0.25tCCLK –1+H
ns
tDWHD
Data Hold After WR Deasserted
0.25tCCLK –1+H
ns
tDATRWH
Data Disable After WR Deasserted
0.25tCCLK – 2+H
0.25tCCLK+2.5+H
ns
tWWR
WR High to WR, RD, DMAGx Low
0.5tCCLK –1.25+HI
ns
tDDWR
Data Disable Before WR or RD Low
0.25tCCLK –3+I
ns
tWDE
WR Low to Data Enabled
–0.25tCCLK –1
ns
W = (number of wait states specified in WAIT register) × tCKOP.
H = tCKOP (if an address hold cycle occurs, as specified in WAIT register; otherwise H = 0).
HI = tCKOP (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).
I = tCKOP (if a bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).
1 For asynchronous access, ACK is sampled only after the programmed wait states for the access have been counted. For the first CLKIN cycle of a new external memory access,
ACK must be driven low (deasserted) by tDAAK, tDSAK, or tSAKC. For the second and subsequent cycles of an asynchronous external memory access, the tSAKC and tHAKC must be
met for both assertion and deassertion of ACK signal.
2 The falling edge of MSx, BMS is referenced.
3 See Example System Hold Time Calculation on Page 54 for calculation of hold times given capacitive and dc loads.
相關(guān)PDF資料
PDF描述
VE-B1V-CV-F1 CONVERTER MOD DC/DC 5.8V 150W
THJD107M010RJN CAP TANT 100UF 10V 20% 2917
VI-2NZ-CY-F3 CONVERTER MOD DC/DC 2V 20W
2300973 CONN 37POS D-SUB W/SCREW
1130-681K-RC CHOKE RF HI CURR 680UH 10% RAD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21161NKCA-100 功能描述:IC DSP CONTROLLER 32BIT 225MBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤(pán)
ADSP-21161NKCA-100Z 制造商:Analog Devices 功能描述:
ADSP-21161NKCAZ100 功能描述:IC DSP CONTROLLER 32BIT 225MBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤(pán)
ADSP-21161NYCAZ110 功能描述:IC DSP CONTROLLER 32BIT 225BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤(pán)
ADSP-21261 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Embedded Processor