參數(shù)資料
型號(hào)： ADSP-21161NCCAZ100
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 7/60頁(yè)
文件大?。?/td> 0K
描述： IC DSP CONTROLLER 32BIT 225MBGA
產(chǎn)品培訓(xùn)模塊： SHARC Processor Overview
標(biāo)準(zhǔn)包裝： 1
系列： SHARC®
類(lèi)型： 浮點(diǎn)
接口： 主機(jī)接口，連接端口，串行端口
時(shí)鐘速率： 100MHz
非易失內(nèi)存： 外部
芯片上RAM： 128kB
電壓 - 輸入/輸出： 3.30V
電壓 - 核心： 1.80V
工作溫度： -40°C ~ 105°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 225-BGA，CSPBGA
供應(yīng)商設(shè)備封裝： 225-CSPBGA（17x17）
包裝： 托盤(pán)
其它名稱： ADSP21161NCCAZ100
Rev. C
|
Page 15 of 60
|
January 2013
CLKDBL
I
Crystal Double Mode Enable. This pin is used to enable the 2
clock double circuitry, where CLKOUT can
be configured as either 1
or 2 the rate of CLKIN. This CLKIN double circuit is primarily intended to be used
for an external crystal in conjunction with the internal clock generator and the XTAL pin. The internal clock
generator when used in conjunction with the XTAL pin and an external crystal is designed to support up to
a maximum of 27.5 MHz external crystal frequency. CLKDBL can be used in XTAL mode to generate a 55 MHz
input into the PLL. The 2
clock mode is enabled (during RESET low) by tying CLKDBL to GND, otherwise it is
connected to VDDEXT for 1 clock mode. For example, this enables the use of a 27.5 MHz crystal to enable 110
MHz core clock rates and a 55 MHz CLKOUT operation when CLK_CFG0 =0, CLK_CFG1 =0 and CLKDBL =0.
This pin can also be used to generate different clock rate ratios for external clock oscillators as well. The
possible clock rate ratio options (up to 110 MHz) for either CLKIN (external clock oscillator) or XTAL (crystal
input) are shown in Table 3 on Page 16. An 8:1 ratio enables the use of a 12.5 MHz crystal to generate a 100
MHz core (instruction clock) rate and a 25 MHz CLKOUT (external port) clock rate. See also Figure 8 on Page 20.
Note: When using an external crystal, the maximum crystal frequency cannot exceed 27.5 MHz. For all other
external clock sources, the maximum CLKIN frequency is 55 MHz.
CLKOUT
O/T
Local Clock Out. CLKOUT is 1
or 2 and is driven at either 1 or 2 the frequency of CLKIN frequency by the
current bus master. The frequency is determined by the CLKDBL pin. This output is three-stated when the
ADSP-21161N is not the bus master or when the host controls the bus (HBG asserted). A keeper latch on the
DSP’s CLKOUT pin maintains the output at the level it was last driven. This latch is only enabled on the ADSP-
21161N with ID2–0= 00x.
If CLKDBL enabled, CLKOUT =2
CLKIN
If CLKDBL disabled, CLKOUT=1
CLKIN
Note: CLKOUT is only controlled by the CLKDBL pin and operates at either 1
CLKIN or 2 CLKIN.
Do not use CLKOUT in multiprocessing systems. Use CLKIN instead.
RESET
I/A
Processor Reset. Resets the ADSP-21161N to a known state and begins execution at the program memory
location specified by the hardware reset vector address. The RESET input must be asserted (low) at power-up.
RSTOUT
O
Reset Out. When RSTOUT is asserted (low), this pin indicates that the core blocks are in reset. It is deasserted
4080 cycles after RESET is deasserted indicating that the PLL is stable and locked.
TCK
I
Test Clock (JTAG). Provides a clock for JTAG boundary scan.
TMS
I/S
Test Mode Select (JTAG). Used to control the test state machine. TMS has a 20 k
internal pull-up resistor.
TDI
I/S
Test Data Input (JTAG). Provides serial data for the boundary scan logic. TDI has a 20 k
internal pull-up
resistor.
TDO
O
Test Data Output (JTAG). Serial scan output of the boundary scan path.
TRST
I/A
Test Reset (JTAG). Resets the test state machine. TRST must be asserted (pulsed low) after power-up or held
low for proper operation of the ADSP-21161N. TRST has a 20 k
internal pull-up resistor.
EMU
O (O/D)
Emulation Status. Must be connected to the ADSP-21161N Analog Devices DSP Tools product line of JTAG
emulators target board connector only. EMU has a 50 k
internal pull-up resistor.
VDDINT
P
Core Power Supply. Nominally +1.8 V dc and supplies the DSP’s core processor (14 pins).
VDDEXT
P
I/O Power Supply. Nominally +3.3 V dc. (13 pins).
AVDD
P
Analog Power Supply. Nominally +1.8 V dc and supplies the DSP’s internal PLL (clock generator). This pin
has the same specifications as VDDINT, except that added filtering circuitry is required. For more information,
AGND
G
Analog Power Supply Return.
GND
G
Power Supply Return. (26 pins).
NC
Do Not Connect. Reserved pins that must be left open and unconnected. (4 pins)
1 RSTOUT exists only for silicon revisions 1.2 and greater.
Table 2. Pin Function Descriptions (Continued)
Pin
Type
Function
相關(guān)PDF資料
PDF描述
VE-B1V-CV-F1 CONVERTER MOD DC/DC 5.8V 150W
THJD107M010RJN CAP TANT 100UF 10V 20% 2917
VI-2NZ-CY-F3 CONVERTER MOD DC/DC 2V 20W
2300973 CONN 37POS D-SUB W/SCREW
1130-681K-RC CHOKE RF HI CURR 680UH 10% RAD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21161NKCA-100 功能描述:IC DSP CONTROLLER 32BIT 225MBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類(lèi)型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類(lèi)型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤(pán)
ADSP-21161NKCA-100Z 制造商:Analog Devices 功能描述:
ADSP-21161NKCAZ100 功能描述:IC DSP CONTROLLER 32BIT 225MBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類(lèi)型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類(lèi)型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤(pán)
ADSP-21161NYCAZ110 功能描述:IC DSP CONTROLLER 32BIT 225BGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類(lèi)型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類(lèi)型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤(pán)
ADSP-21261 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Embedded Processor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*