參數(shù)資料
型號: ADSP-21161NCCAZ100
廠商: Analog Devices Inc
文件頁數(shù): 41/60頁
文件大小: 0K
描述: IC DSP CONTROLLER 32BIT 225MBGA
產(chǎn)品培訓(xùn)模塊: SHARC Processor Overview
標(biāo)準(zhǔn)包裝: 1
系列: SHARC®
類型: 浮點
接口: 主機接口,連接端口,串行端口
時鐘速率: 100MHz
非易失內(nèi)存: 外部
芯片上RAM: 128kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.80V
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 225-BGA,CSPBGA
供應(yīng)商設(shè)備封裝: 225-CSPBGA(17x17)
包裝: 托盤
其它名稱: ADSP21161NCCAZ100
Rev. C
|
Page 46 of 60
|
January 2013
Serial Ports
To determine whether communication is possible between two
devices at clock speed n, the following specifications must be
confirmed: 1) frame sync delay and frame sync setup and hold,
2) data delay and data setup and hold, and 3) SCLK width.
Table 30. Serial Ports — External Clock
Parameter
Min
Max
Unit
Timing Requirements
tSFSE
Transmit/Receive FS Setup Before Transmit/Receive SCLK
1
3.5
ns
tHFSE
Transmit/Receive FS Hold After Transmit/Receive SCLK
2ns
tSDRE
Receive Data Setup Before Receive SCLK1
1.5
ns
tHDRE
Receive Data Hold After Receive SCLK1
4ns
tSCLKW
SCLKx Width
7
ns
tSCLK
SCLKx Period
2tCCLK
ns
1 Referenced to sample edge.
Table 31. Serial Ports — Internal Clock
Parameter
Min
Max
Unit
Timing Requirements
tSFSI
FS Setup Time Before SCLK (Transmit/Receive Mode)1
8ns
tHFSI
FS Hold After SCLK (Transmit/Receive Mode)
0.5tCCLK+1
ns
tSDRI
Receive Data Setup Before SCLK
4ns
tHDRI
Receive Data Hold After SCLK
3ns
1 Referenced to sample edge.
Table 32. Serial Ports — External Clock
Parameter
100 MHz
110 MHz
Unit
Min
Max
Min
Max
Switching Characteristics
tDFSE
FS Delay After SCLK (Internally Generated FS)
13
ns
tHOFSE
FS Hold After SCLK (Internally Generated FS)
32.75
ns
tDDTE
Transmit Data Delay After SCLK 1, 2
16
ns
tHDTE
Transmit Data Hold After SCLK 1, 2
00ns
1 Referenced to drive edge.
2 SCLK/FS Configured as a transmit clock/frame sync with the DDIR bit = 1 in SPCTLx register.
3 SCLK/FS Configured as a receive clock/frame sync with the DDIR bit = 0 in SPCTLx register.
Table 33. Serial Ports — Internal Clock
Parameter
Min
Max
Unit
Switching Characteristics
tDFSI
FS Delay After SCLK (Internally Generated FS)1, 2, 3
4.5
ns
tHOFSI
FS Hold After SCLK (Internally Generated FS)
–1.5
ns
tDDTI
Transmit Data Delay After SCLK
7.5
ns
tHDTI
Transmit Data Hold After SCLK
0ns
tSCLKIW
SCLK Width
0.5tSCLK–2.5
0.5tSCLK+2
ns
1 Referenced to drive edge.
2 SCLK/FS Configured as a transmit clock/frame sync with the DDIR bit = 1 in SPCTLx register.
3 SCLK/FS Configured as a receive clock/frame sync with the DDIR bit = 0 in SPCTLx register.
相關(guān)PDF資料
PDF描述
VE-B1V-CV-F1 CONVERTER MOD DC/DC 5.8V 150W
THJD107M010RJN CAP TANT 100UF 10V 20% 2917
VI-2NZ-CY-F3 CONVERTER MOD DC/DC 2V 20W
2300973 CONN 37POS D-SUB W/SCREW
1130-681K-RC CHOKE RF HI CURR 680UH 10% RAD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21161NKCA-100 功能描述:IC DSP CONTROLLER 32BIT 225MBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21161NKCA-100Z 制造商:Analog Devices 功能描述:
ADSP-21161NKCAZ100 功能描述:IC DSP CONTROLLER 32BIT 225MBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21161NYCAZ110 功能描述:IC DSP CONTROLLER 32BIT 225BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21261 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Embedded Processor