參數(shù)資料
型號: ADV7330KST
廠商: ANALOG DEVICES INC
元件分類: 顏色信號轉(zhuǎn)換
英文描述: Multiformat 11-Bit Triple DAC Video Encoder
中文描述: COLOR SIGNAL ENCODER, PQFP64
封裝: PLASTIC, LEAD FREE, MS-026BCD, LQFP-64
文件頁數(shù): 30/76頁
文件大?。?/td> 1378K
代理商: ADV7330KST
REV. B
–30–
ADV7330
Table IV. Async Timing Mode Truth Table
Reference in
Figures 20a and 20b
HSYNC_I/P
VSYNC_I/P
BLANK_I/P
*
1
0
0
0
1
1
1
0
0
1
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
0
0
1
1
0
50% point of falling edge of tri-level horizontal sync signal
25% point of rising edge of tri-level horizontal sync signal
50% point of falling edge of tri-level horizontal sync signal
50% start of active video
50% end of active video
a
b
c
d
e
*
When async timing mode is enabled,
BLANK_I/P
(Pin 25) becomes an active high input.
BLANK_I/P
is set to active low at Address 10h, Bit 6.
HD Timing Reset
[Address 14h, Bit 0]
A timing reset is achieved in setting the HD timing reset control
bit at Address 14h from 0 to 1. In this state, the horizontal and
vertical counters will remain reset. When this bit is set back to
0, the internal counters will commence counting again. PLL must
be powered off by this mode.
The minimum time the pin has to be held high is one clock cycle,
otherwise this reset signal might not be recognized. This timing
reset applies to the HD timing counters only.
相關(guān)PDF資料
PDF描述
ADXL321 Small and Thin 18 g Accelerometer
ADXL321EB Small and Thin 18 g Accelerometer
ADXL321JCP Small and Thin 18 g Accelerometer
ADXL321JCP-REEL Small and Thin 18 g Accelerometer
AF100 UNIVERSAL ACTIVE FILTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV73325901 制造商:LG Corporation 功能描述:Frame Assembly
ADV73327802 制造商:LG Corporation 功能描述:Frame Assembly
ADV7340 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS
ADV7340BSTZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS
ADV7340EBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS