- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378286 > ADV7330KST (ANALOG DEVICES INC) Multiformat 11-Bit Triple DAC Video Encoder PDF資料下載
參數(shù)資料
| 型號(hào)： | ADV7330KST |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 顏色信號(hào)轉(zhuǎn)換 |
| 英文描述： | Multiformat 11-Bit Triple DAC Video Encoder |
| 中文描述： | COLOR SIGNAL ENCODER, PQFP64 |
| 封裝： | PLASTIC, LEAD FREE, MS-026BCD, LQFP-64 |
| 文件頁(yè)數(shù)： | 46/76頁(yè) |
| 文件大小： | 1378K |
| 代理商： | ADV7330KST |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)當(dāng)前第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)
REV. B
–46–
ADV7330
ADAPTIVE FILTER CONTROL APPLICATION
Figures 36 and 37 show a typical signal to be processed by the
adaptive filter control block.
: 692mV
@: 446mV
: 332ns
@: 12.8ms
Figure 36. Input Signal to Adaptive Filter Control
: 692mV
@: 446mV
: 332ns
@: 12.8ms
Figure 37. Output Signal After Adaptive Filter Control
The following register settings were used to obtain the results
shown in Figure 37, i.e., to remove the ringing on the Y signal.
Input data was generated by an external signal source.
Table XIII.
Address
Register Setting
00h
01h
02h
10h
11h
15h
20h
38h
39h
3Ah
3Bh
3Ch
3Dh
FCh
10h
20h
00h
81h
80h
00h
ACh
9Ah
88h
28h
3Fh
64h
All other registers are set as normal.
When changing the adaptive filter mode to Mode B [Address 15h,
Bit 6], the following output can be obtained:
: 674mV
@: 446mV
: 332ns
@: 12.8ms
Figure 38. Output Signal from Adaptive Filter Control
The adaptive filter control can also be demonstrated using the
internally generated crosshatch test pattern and toggling the
adaptive filter control bit [Address 15h, Bit 7].
Table XIV.
Address
Register Setting
00h
01h
02h
10h
11h
15h
20h
38h
39h
3Ah
3Bh
3Ch
3Dh
FCh
10h
20h
00h
85h
80h
00h
ACh
9Ah
88h
28h
3Fh
64h
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADXL321 | Small and Thin 18 g Accelerometer |
| ADXL321EB | Small and Thin 18 g Accelerometer |
| ADXL321JCP | Small and Thin 18 g Accelerometer |
| ADXL321JCP-REEL | Small and Thin 18 g Accelerometer |
| AF100 | UNIVERSAL ACTIVE FILTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV73325901 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73327802 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV7340 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
| ADV7340BSTZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
| ADV7340EBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。