參數(shù)資料
型號: ADV7330KST
廠商: ANALOG DEVICES INC
元件分類: 顏色信號轉(zhuǎn)換
英文描述: Multiformat 11-Bit Triple DAC Video Encoder
中文描述: COLOR SIGNAL ENCODER, PQFP64
封裝: PLASTIC, LEAD FREE, MS-026BCD, LQFP-64
文件頁數(shù): 33/76頁
文件大?。?/td> 1378K
代理商: ADV7330KST
REV. B
ADV7330
–33–
Vertical Blanking Interval
The ADV7330 accepts input data that contains VBI data (such
as CGMS, WSS, VITS) in SD and HD modes.
For SMPTE 293M (525p) standards, VBI data can be inserted
on Lines 13 to 42 of each frame, or Lines 6 to 43 for the
ITU-R BT.1358 [625p] standard.
For SD NTSC, this data can be present on Lines 10 to 20; in PAL,
on Lines 7 to 22.
If VBI is disabled [Address 11h, Bit 4 for HD; Address 43h,
Bit 4 for SD], VBI data is not present at the output and the entire
VBI is blanked. These control bits are valid in all master and
slave modes.
In Slave Mode 0, if VBI is enabled, the blanking bit in the
EAV/SAV code is overwritten; it is possible to use VBI in this
timing mode as well.
In Slave Mode 1 or 2, the BLANK control bit must be set to
enabled [Address 4Ah, Bit 3] to allow VBI data to pass through
the ADV7330; otherwise, the ADV7330 automatically blanks
the VBI to standard.
If CGMS is enabled and VBI disabled, the CGMS data will
nevertheless be available at the output.
Y
C
r
Y
F
F
0
0
0
0
X
Y
8
0
1
0
8
0
1
0
F
F
0
0
F
F
A
B
A
B
A
B
8
0
1
0
8
0
1
0
F
F
0
0
0
0
X
Y
C
b
YC
r
C
b
Y
C
b
Y
C
r
EAV CODE
SAV CODE
ANCILLARY DATA
(HANC)
272 CLOCK
4 CLOCK
4 CLOCK
1280 CLOCK
4 CLOCK
4 CLOCK
344 CLOCK
1536 CLOCK
END OF ACTIVE
VIDEO LINE
START OF ACTIVE
VIDEO LINE
ANALOG
VIDEO
INPUT PIXELS
NTSC/PAL M SYSTEM
(525 LINES/60Hz)
PAL SYSTEM
(625 LINES/50Hz)
Y
Figure 25. EAV/SAV Embedded Timing
FIELD
PIXEL
DATA
PAL = 44 CLOCK CYCLES
NTSC = 44 CLOCK CYCLES
PAL = 136 CLOCK CYCLES
NTSC = 208 CLOCK CYCLES
Cb
Y
Cr
Y
HSYNC
BLANK
Figure 26. Active Pixel Timing
SD Subcarrier Frequency Registers
[Subaddress 4Ch–4Fh]
Four 8-bit wide registers are used to set up the subcarrier
frequency. The value of these registers is calculated using the
following equation:
For example, NTSC mode,
Subcarrier Frequency Register
Subcarrier FrequencyValueinonevideoline
MHz clkcyclesinonevideoline
#27
=
×
#
2
32
Subcarrier FrequencyValue
=
×
=
227 5
1716
2
569408542
32
.
Subcarrier Register Value = 21F07C1Eh
SD F
SC
Register 0: 1Eh
SD F
SC
Register 1: 7Ch
SD F
SC
Register 2: F0h
SD F
SC
Register 3: 21h
Refer to the MPU Port Description section for details on how to
access the subcarrier frequency registers.
Square Pixel Timing
[Register 42h, Bit 4]
In square pixel mode, the timing diagrams in Figures 25 and
26 apply.
相關(guān)PDF資料
PDF描述
ADXL321 Small and Thin 18 g Accelerometer
ADXL321EB Small and Thin 18 g Accelerometer
ADXL321JCP Small and Thin 18 g Accelerometer
ADXL321JCP-REEL Small and Thin 18 g Accelerometer
AF100 UNIVERSAL ACTIVE FILTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV73325901 制造商:LG Corporation 功能描述:Frame Assembly
ADV73327802 制造商:LG Corporation 功能描述:Frame Assembly
ADV7340 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS
ADV7340BSTZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS
ADV7340EBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS