- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C961AKIW (ADVANCED MICRO DEVICES INC) PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C961AKIW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
| 封裝： | PLASTIC, QFP-132 |
| 文件頁數(shù)： | 61/206頁 |
| 文件大?。?/td> | 1507K |
| 代理商： | AM79C961AKIW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁當(dāng)前第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁
Am79C961A
61
Shared Memory architecture mode.
The SRAM[2:0] bits are used for per-
forming address decoding on the
SA[15:13] address bits as shown in
the table below. SRAM[4] and
SRAM[3] must reflect the external
address match logic for SA[17] and
SA[16], respectively. The SRAM[4:0]
bits are ignored when in the Bus
Master mode or in the Programmed
I/O Architecture mode.
SR_16B
Static RAM 16-bit access (PnP
0x4A). If asserted, the PCnet-ISA II
will respond to SRAM cycles as a
16-bit device. This bit should be set
if external logic is designed to assert
the MEMCS16 signal when
accesses to the shared memory are
decoded. This bit is ignored when in
the Bus Master mode or in the Pro-
grammed I/O Architecture mode.
SRSZ[3:0]
Static RAM size (PnP 0x4B-0x4C).
Selects the size of the static RAM.
The SRSZ[3:0] bits are ignored
when in the Bus Master mode or in
the Programmed I/O Architecture
mode.
Vendor Defined Byte (PnP 0xF0)
LGCY_EN
Legacy mode enable. When written
with a one, the PCnet-ISA II will not
respond to the Plug and Play initia-
tion key sequence (6A) but will
respond to the AMD key sequence
(6B). Therefore, it cannot be recon-
figured by the Plug and Play soft-
ware. When set to zero (default), the
PCnet-ISA II will respond to the 6A
key sequence if the EEPROM read
was successful, otherwise it will re-
spond to the 6B key sequence.
DXCVRP
DXCVR Polarity. The DXCVRP bit
sets the polarity of the DXCVR pin.
When DXCVRP is cleared (default),
the DXCVR pin is driven HIGH when
the Twisted Pair port is active or
SLEEP mode has been entered and
driven LOW when the AUI port is
active. When DXCVRP is set, the
DXCVR pin is driven LOW when the
Twisted Pair port is active or SLEEP
mode has been entered and driven
HIGH when the AUI port is active.
The DXCVRP should generally be
left cleared when the PCnet-ISA II is
being used with an external DC-DC
converter that has an active low
enable pin. The DXCVRP should
generally be set when the PC-
net-ISA II is being used with an ex-
ternal DC-DC converter that has an
active high enable pin.
IO_MODE
I/O Mode. When set to one, the
internal selection will respond as a
16-bit port, (i.e. drive IOCS16 pin).
When IO_MODE is set to zero,
(Default), the internal I/O selection
will respond as an 8-bit port.
AEN_CS
External Decode Logic for I/O Reg-
isters. When written with a one, the
PCnet-ISA II will use the AEN pin as
I/O chip select bar, to allow for exter-
nal decode logic for the upper ad-
dress bit of SA [9:5]. The purpose of
this pin is to allow I/O locations, not
supported with the IOAM[3:0],
selection, to be defined outside the
range 0x200
–
0x3F7. When set to a
zero, (Default), I/O Selection will use
IOAM[3:0].
APROM_EN
External Parallel IEEE Address
PROM. When set, the IRQ15 pin is
reconfigured to be an Address Chip
Select low, similar to APCS pin in the
existing PCnet-ISA (Am79C960)
device. The purpose of this bit is to
allow for both a serial EEPROM and
parallel PROM to coexist. When
APROM_EN is set, the IEEE
address located in the serial EE-
PROM will be ignored and parallel
access will occur over the PRDB
SRAM[2:0]
0
0
1
1
0
0
1
1
SA[15:13]
0
0
1
1
0
0
1
1
SRAM Size
(K bytes)
8, 16, 32, 64
8
8, 16
8
8, 16, 32
8
8, 16
8
0
0
0
0
1
1
1
1
0
1
0
1
0
1
0
1
0
0
0
0
1
1
1
1
0
1
0
1
0
1
0
1
SRSZ[3:0]
x
1
1
1
0
Shared Memory Size
No Static RAM Selected
8 K
16 K
32 K
64 K
0
1
1
1
1
x
1
1
0
0
x
1
0
0
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C961AVCW | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| AM79C961AVIW | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| Am79C965A | PCnet?-32 Single-Chip 32-Bit Ethernet Controller |
| AM79C970AKCW | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C961APDLUTS | 制造商:Advanced Micro Devices 功能描述: |
| AM79C961AVC | 制造商:Rochester Electronics LLC 功能描述: 制造商:Advanced Micro Devices 功能描述:LAN Node Controller, 144 Pin, TQFP |
| AM79C961AVC/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C961AVC\\W | 制造商:Rochester Electronics LLC 功能描述: |
| AM79C961AVC\W | 制造商:Rochester Electronics LLC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。