- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄366550 > AM79C975 (Advanced Micro Devices, Inc.) PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C975 |
| 廠(chǎng)商： | Advanced Micro Devices, Inc. |
| 英文描述： | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| 中文描述： | PCnet⑩快速三單芯片10/100 Mbps的PCI以太網(wǎng)控制器集成PHY |
| 文件頁(yè)數(shù)： | 252/304頁(yè) |
| 文件大?。?/td> | 2092K |
| 代理商： | AM79C975 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)當(dāng)前第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)第270頁(yè)第271頁(yè)第272頁(yè)第273頁(yè)第274頁(yè)第275頁(yè)第276頁(yè)第277頁(yè)第278頁(yè)第279頁(yè)第280頁(yè)第281頁(yè)第282頁(yè)第283頁(yè)第284頁(yè)第285頁(yè)第286頁(yè)第287頁(yè)第288頁(yè)第289頁(yè)第290頁(yè)第291頁(yè)第292頁(yè)第293頁(yè)第294頁(yè)第295頁(yè)第296頁(yè)第297頁(yè)第298頁(yè)第299頁(yè)第300頁(yè)第301頁(yè)第302頁(yè)第303頁(yè)第304頁(yè)
252
Am79C973/Am79C975
P R E L I M I N A R Y
network. Any value above 128 will create unpredictable
results. Padding is not supported by the SMIU.
Once the Transmit Data memory is filled with the data
of the alert frame and the Transmit Message Length
register is setup with the length of the alert frame, the
host must set the MTX_START bit in the Transmit Sta-
tus register to start the transmission. The Am79C975
controller will transmit the alert frame after any pending
frame transmission (including retries) has completed.
The host can poll the MTX_DONE bit in the Interrupt
register to determine if the transmission of the alert
frame has already ended. The MTX_DONE bit will be
set to a 1 after the end of transmission, independent of
the success of the operation. The MTX_DONE bit will
auto-clear after reading the Interrupt register.
The MTX_ADR register is cleared by setting the
MTX_START bit. The host must not load data for a new
alert frame into the Transmit Data memory until the
transmission of the current frame is ended as indicated
by the MTX_DONE bit. It is possible to issue a new
MTX_START command without loading new data to
the Transmit Data memory or updating the MTX_LEN
register.
The Am79C975 controller provides an asynchronous
interrupt pin to signal the host that the transmission of
the alert frame is complete. After the end of the trans-
mission, the MIRQ pin will be asserted, if the global in-
terrupt enable bit MIRQEN in the Command register is
set to a 1 and the transmit interrupt mask bit
(MTX_DONEM) is cleared to 0 (default state). Once
MIRQ is asserted, the host can read the MTX_DONE
bit in the Interrupt register to determine that the inter-
rupt was caused by the end of the transmission. The
read of the Interrupt register will clear the MTX_DONE
bit and cause the deassertion of the MIRQ pin. The In-
terrupt register also provides a global interrupt bit
MIRQ that is the OR of the MTX_DONE and
MRX_DONE bits.
Once the MTX_DONE bit indicates that the transmis-
sion of the alert frame has ended, MTX_START is
cleared and the SMIU Transmit Status register provides
the error status for the transmission. Three error condi-
tions are reported: Late Collision, Loss of Carrier and
Retry Error. There is also an error summary bit
(MTX_ERR). The transmit status bits remain valid as
long as the MTX_START bit is set to 0.
The Transmit Retry Error condition requires special at-
tention. It can happen, that the START or STOP bit is
set in the Am79C975 controller to change normal oper-
ation. START and STOP cause a reset of the transmit
logic. Normal transmission of an alert frame will suc-
ceed. If, however, the SMIU is in the middle of a backoff
interval or the transmission of the alert frame is suffer-
ing a collision, the transmission will abort and the
MTX_RTRY bit will be set. If MTX_RTRY is set in the
SMIU Transmit Status register, the host should re-
transmit the frame.
Receive Operation
The System Management Interface Unit (SMIU) of the
Am79C975 controller provides a separate 128-byte
Receive Data memory to store an incoming manage-
ment or acknowledgment frame. The normal receive
address matching mechanism (physical address, logi-
cal address, broadcast address) of the MAC cannot be
used by the SMIU. The Am79C975 controller provides
an Acknowledgment Frame Filter instead. The filter is
stored in a 40-byte Receive Pattern RAM.
The Receive Pattern RAM is organized as 8 pattern
words of 5 bytes each. Each pattern word holds four
bytes of data to be compared with the incoming frame
plus mask information that indicates which bytes
should be included in the comparison. The pattern
word also contains a field that indicates how many
Dwords of the incoming frame should be skipped be-
fore this Dword of pattern is compared with frame data.
This field makes it unnecessary to store data for long
series of bytes that will be excluded from the compari-
son anyway. A maximum of 7 Dwords (28 bytes) can be
skipped. If the filter pattern contains a string of more
than 7 Dwords that must be excluded from the compar-
ison, one or more pattern words will be loaded with the
value 7h in the Skip field and 0h in the Mask field. Fi-
nally the most significant bit of the pattern word indi-
cates whether or not this word is the end of the stored
pattern.
The format of the pattern words is shown below.
Bits
Name
Description
31:0
Pattern
Bytes of data to be compared with the incoming frame. The least significant byte corresponds to the
first byte of the Dword received from the network.
35:32
Mask
Bits 3:0 of this field correspond to bytes 3:0 of the pattern field. If bit n of this field is 0, byte n of the
pattern is ignored in the comparison.
38:36
Skip
This field indicates how many Dwords of the incoming frame must be skipped before the pattern in this
word is compared with data from the incoming frame. A maximum of 7 Dwords may be skipped per
pattern word.
39
EOP
End of Pattern. If this bit is set, this pattern word contains the last Dword of the frame filter.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C973 | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C973KCW | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C975KCW | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C973VCW | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C975VCW | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C975BKC\\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C975BKC\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C975BKD\\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C975BKD\W | 制造商:Advanced Micro Devices 功能描述:PCnet-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY 制造商:AMD (Advanced Micro Devices) 功能描述:PCnet-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C975BKDW | 制造商:Advanced Micro Devices 功能描述:PCnet-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY 制造商:AMD (Advanced Micro Devices) 功能描述:PCnet-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。