參數(shù)資料
型號: AM79C976KCW
廠商: ADVANCED MICRO DEVICES INC
元件分類: 微控制器/微處理器
英文描述: PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller
中文描述: 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP208
封裝: PLASTIC, QFP-208
文件頁數(shù): 89/309頁
文件大?。?/td> 2070K
代理商: AM79C976KCW
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁當前第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁
8/01/00
Am79C976
89
P R E L I M I N A R Y
The effects of the FCCMD bit are summarized in
Table 14.
0!!+0<+
When the host CPU changes the contents of the Pause
Length Register, it must make sure that no Pause
frame is transmitted while the register is being updated.
If the host CPU can not control the state of the FC pin,
it can clear the FCPEN pin so that the FC pin will be ig-
nored. It can then poll the PAUSE_PENDING bit in the
Status0 Register until that bit is 0. When FCPEN and
PAUSE_PENDING are both 0, it is safe to write to the
Pause Length Register.
0%!('
The ability to respond to received pause frames, or
pause ability, is controlled independently from the
transmission of pause frames. When pause ability is
enabled, the receipt of a pause frame causes the de-
vice to stop transmitting for a time period that is deter-
mined by the contents of the pause frame.
Pause ability is enabled by Negotiate Pause Ability
(NPA, FLOW_CONTROL, bit 19) and Force Pause
Ability (FPA, FLOW_CONTROL, bit 20). If the FPA bit
is set, pause ability is enabled regardless of the Pause
Ability state of the link partner. If the NPA bit is set and
the FPA bit is not set, pause ability is enabled only if the
auto-negotiation process determines that the link part-
ner also supports 802.3x flow control.
The auto-polling state machine is extended to read the
external PHY Status registers at register locations 1, 4,
and 5. (The contents of these registers are defined in
the IEEE P802.3u specification.) From Register 1 the
state machine obtains the link status and auto-negotia-
tion status as well as Jabber and Remote Fault indica-
tions. If auto negotiation is complete, the logic uses the
Technology Ability fields of the Auto-Negotiation Adver-
tisement register (Register 4) and the Auto-Negotiation
Link Partner Ability register (Register 5) to determine
the network speed and duplex mode and the flow con-
trol status. The MAC device will be put into the speed
and duplex mode for the highest common ability that
the PHY and its link partner share. If full-duplex mode
is selected and the PAUSE bits are set in both Register
4 and Register 5, pause ability will be enabled so that
the MAC will be able to respond to MAC Control PAUSE
frames as described in the IEEE P802.3x specification.
A MAC Control PAUSE frame is any valid frame with
the following:
I
&@"&6
@
.:#(.#A#..#..#.:B
I
&$@((#.(B
I
&"&@...:
If such a frame is received while pause ability is en-
abled, the MAC device will wait until the end of the
frame currently being transmitted (if any) and then stop
transmitting for a time equal to the value of the
request_operand field (octets 17 and 18) multiplied by
512-bit times.
If another MAC Control PAUSE frame is received
before the Pause timer has timed out, the Pause timer
will be reloaded from the request_operand field of the
new frame so that the new frame overrides the earlier
one.
Received MAC Control PAUSE frames are handled
completely by the Am79C976 hardware. They are not
passed on to the host computer. However, MAC Con-
trol frames with opcodes not equal to 0001h are treated
as normal frames, except that their reception causes
the Unsupported Opcodes counter to be incremented.
Since the host computer does not receive MAC Control
PAUSE frames, 32-bit MIB counters have been added
to record the following:
I
"&
I
I
!&3
Delayed Interrupts
To reduce the host CPU interrupt service overhead the
Am79C976 device can be programmed to postpone
the interrupt to the host CPU until either a programma-
ble number of receive or transmit interrupt events have
occurred or a programmable amount of time has
Table 14. FCCMD Bit Functions
FCCMD
Transition
FIXP
Duplex
Mode
Action
0 to 1
X
Half
Enable back pressure
1 to 0
X
Half
Disable back pressure
0 to 1
1
Full
Send pause frame with
request operand equal to
the contents of the Pause
Length register.
Automatically clear
FCCMD to 0.
1 to 0
1
Full
No action. (FCCMD is
cleared automatically
when FIXP = 1.)
0 to 1
0
Full
Send pause frame with
request operand equal to
0FFFFh.
1 to 0
0
Full
Send pause frame with
request operand equal to
0000h.
相關(guān)PDF資料
PDF描述
AM79C978AKCW Single-Chip 1/10 Mbps PCI Home Networking Controller
AM79C978AVCW Single-Chip 1/10 Mbps PCI Home Networking Controller
AM79C978 Single-Chip 1/10 Mbps PCI Home Networking Controller
AM79C981 Integrated Multiport Repeater Plus⑩ (IMR+⑩)
AM79C981JC Integrated Multiport Repeater Plus⑩ (IMR+⑩)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C976KD 制造商:Advanced Micro Devices 功能描述:ETHERNET:MEDIA ACCESS CONTROLLER (MAC)
AM79C976KF 制造商:Advanced Micro Devices 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP 制造商:AMD (Advanced Micro Devices) 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP
AM79C976KI 制造商:Advanced Micro Devices 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP 制造商:AMD (Advanced Micro Devices) 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP
AM79C976KIW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller
AM79C978 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip 1/10 Mbps PCI Home Networking Controller