- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3803 > AT89LP52-20AU (Atmel)IC MCU 8051 8K FLASH SPI 44TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AT89LP52-20AU |
| 廠商： | Atmel |
| 文件頁數(shù)： | 49/117頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU 8051 8K FLASH SPI 44TQFP |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 系列： | 89LP |
| 核心處理器： | 8051 |
| 芯體尺寸： | 8-位 |
| 速度： | 20MHz |
| 連通性： | EBI/EMI，I²C，SPI，UART/USART |
| 外圍設(shè)備： | 欠壓檢測/復(fù)位，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 36 |
| 程序存儲(chǔ)器容量： | 8KB（8K x 8） |
| 程序存儲(chǔ)器類型： | 閃存 |
| RAM 容量： | 256 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.4 V ~ 5.5 V |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 44-TQFP |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁
37
3709D–MICRO–12/11
AT89LP51/52
Figure 8-3.
Reset Recovery from Power-down (POL = 1)
8.3
Reducing Power Consumption
Several possibilities need consideration when trying to reduce the power consumption in an
8051-based system. Generally, Idle or Power-down mode should be used as often as possible.
All unneeded functions should be disabled. The System Clock Divider can scale down the oper-
ating frequency during periods of low demand. The ALE output can be disabled by setting
DISALE in AUXR, thereby also reducing EMI.
9.
Interrupts
The AT89LP51/52 provides 6 interrupt sources: two external interrupts, three timer interrupts,
and a serial port interrupt. These interrupts and the system reset each have a separate program
vector at the start of the program memory space. Each interrupt source can be individually
enabled or disabled by setting or clearing a bit in the interrupt enable register IE. The IE register
also contains a global disable bit, EA, which disables all interrupts.
Each interrupt source can be individually programmed to one of four priority levels by setting or
clearing bits in the interrupt priority registers IP and IPH. IP holds the low order priority bits and
IPH holds the high priority bits for each interrupt. An interrupt service routine in progress can be
interrupted by a higher priority interrupt, but not by another interrupt of the same or lower priority.
The highest priority interrupt cannot be interrupted by any other interrupt source. If two requests
of different priority levels are pending at the end of an instruction, the request of higher priority
level is serviced. If requests of the same priority level are pending at the end of an instruction, an
internal polling sequence determines which request is serviced. The polling sequence is based
on the vector address; an interrupt with a lower vector address has higher priority than an inter-
rupt with a higher vector address. Note that the polling sequence is only used to resolve pending
requests of the same priority level.
The External Interrupts INT0 and INT1 can each be either level-activated or edge-activated,
depending on bits IT0 and IT1 in Register TCON. The flags that actually generate these inter-
rupts are the IE0 and IE1 bits in TCON. When the service routine is vectored to, hardware clears
the flag that generated an external interrupt only if the interrupt was edge-activated. If the inter-
rupt was level activated, then the external requesting source (rather than the on-chip hardware)
controls the request flag.
The Timer 0 and Timer 1 Interrupts are generated by TF0 and TF1, which are set by a rollover in
their respective Timer/Counter registers (except for Timer 0 in Mode 3). When a timer interrupt is
generated, the on-chip hardware clears the flag that generated it when the service routine is
PWD
RST
XTAL1
tSUT
Internal
Clock
Internal
Reset
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT89LP52-20PU | IC MCU 8051 8K FLASH SPI 40PDIP |
| ATMEGA48PA-MMN | MCU AVR 4KB FLASH 20MHZ 28QFN |
| ATMEGA48PA-PN | MCU AVR 4KB FLASH 20MHZ 28PDIP |
| AT89LS51-16PU | IC MCU 4K FLASH 16MHZ 40-DIP |
| 516-230-156 | CONN COVER PLASTIC 56POS SIDE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT89LP52-20JU | 功能描述:8位微控制器 -MCU Single-Cycle 8051 8K ISP Flash MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| AT89LP52-20MU | 功能描述:8位微控制器 -MCU Single-Cycle 8051 8K ISP Flash MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| AT89LP52-20PU | 功能描述:8位微控制器 -MCU Single-Cycle 8051 8K ISP Flash MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| AT89LP6440-20AU | 功能描述:8位微控制器 -MCU Single-Cycle 8051 64K ISP Flash RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| AT89LP6440-20JU | 功能描述:8位微控制器 -MCU Single-Cycle 8051 64K ISP Flash RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。