- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3840 > ATAM893T-TKS (Atmel)IC MON TIRE-PRESS ATARX9X SER PDF資料下載
參數(shù)資料
| 型號： | ATAM893T-TKS |
| 廠商： | Atmel |
| 文件頁數(shù)： | 59/98頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MON TIRE-PRESS ATARX9X SER |
| 標(biāo)準(zhǔn)包裝： | 830 |
| 系列： | MARC4 |
| 核心處理器： | MARC4 |
| 芯體尺寸： | 4-位 |
| 速度： | 4MHz |
| 連通性： | SSI（2 線，3 線） |
| 外圍設(shè)備： | 欠壓檢測/復(fù)位，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 16 |
| 程序存儲器容量： | 4KB（4K x 8） |
| 程序存儲器類型： | EEPROM |
| EEPROM 大?。?/td> | 64 x 16 |
| RAM 容量： | 256 x 4 |
| 電壓 - 電源 (Vcc/Vdd)： | 1.8 V ~ 6.5 V |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 20-SOIC（0.209"，5.30mm 寬） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁當(dāng)前第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
62
4680C–4BMCU–01/05
ATAM893-D
5.3.4.3
General SSI Operation
The SSI is comprised essentially of an 8-bit shift register with two associated 8-bit buffers the
receive buffer (SRB) for capturing the incoming serial data and a transmit buffer (STB) for inter-
mediate storage of data to be serially output. Both buffers are directly accessible by software.
Transferring the parallel buffer data into and out of the shift register is controlled automatically by
the SSI control, so that both single byte transfers or continuous bit streams can be supported.
The SSI can generate the shift clock (SC) either from one of several on-chip clock sources or
accept an external clock. The external shift clock is output on, or applied to the Port BP40.
Selection of an external clock source is performed by the Serial Clock Direction control bit
(SCD). In the combinational modes, the required clock is selected by the corresponding timer
mode.
The SSI can operate in three data transfer modes - synchronous 8-bit shift mode, MCL compati-
ble 9-bit shift modes or 8-bit pseudo MCL protocol (without acknowledge-bit).
External SSI clocking is not supported in these modes. The SSI should thus generate and has
full control over the shift clock so that it can always be regarded as an MCL Bus Master device.
All directional control of the external data port used by the SSI is handled automatically and is
dependent on the transmission direction set by the Serial Data Direction (SDD) control bit. This
control bit defines whether the SSI is currently operating in Transmit (TX) mode or Receive (RX)
mode.
Serial data is organized in 8-bit telegrams which are shifted with the most significant bit first. In
the 9-bit MCL mode, an additional acknowledge bit is appended to the end of the telegram for
handshaking purposes (see section “MCL Protocol”).
At the beginning of every telegram, the SSI control loads the transmit buffer into the shift register
and proceeds immediately to shift data serially out. At the same time, incoming data is shifted
into the shift register input. This incoming data is automatically loaded into the receive buffer
when the complete telegram has been received. Thus, data can be simultaneously received and
transmitted if required.
Before data can be transferred, the SSI must first be activated. This is performed by means of
the SSI reset control (SIR) bit. All further operation then depends on the data directional mode
(TX/RX) and the present status of the SSI buffer registers shown by the Serial Interface Ready
Status Flag (SRDY). This SRDY flag indicates the (empty/full) status of either the transmit buffer
(in TX mode), or the receive buffer (in RX mode). The control logic ensures that data shifting is
temporarily halted at any time, if the appropriate receive/transmit buffer is not ready (SRDY = 0).
The SRDY status will then automatically be set back to ‘1’ and data shifting resumed as soon as
the application software loads the new data into the transmit register (in TX mode) or frees the
shift register by reading it into the receive buffer (in RX mode).
Another activity status (ACT) bit indicates the present status of the serial communication. The
ACT bit remains high for the duration of the serial telegram or if MCL stop or start conditions are
currently being generated. Both the current SRDY and ACT status can be read in the SSI status
register. To deactivate the SSI, the SIR bit must be set high.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS87C54X2-MIB | IC MCU 8BIT 16K OTP 40MHZ 44PLCC |
| TS87C58X2-LCB | IC MCU 8BIT 32K OTP 30MHZ 44PLCC |
| TS87C54X2-VCB | IC MCU 8BIT 16K OTP 40MHZ 44PLCC |
| TS87C58X2-VCB | IC MCU 8BIT 32K OTP 40MHZ 44PLCC |
| PIC16C57-LP/P | IC MCU OTP 2KX12 28DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATAM893T-TKSYD | 功能描述:4位微控制器 - MCU Marc4 micrium 4k FLASH RoHS:否 最大時鐘頻率:32 KHz/4 MHz 程序存儲器大小:4 KB 封裝 / 箱體:SSO-20 制造商:Atmel 核心:MARC4 數(shù)據(jù)總線寬度:4 bit 安裝風(fēng)格:SMD/SMT |
| ATAM893X-TKHYZ | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Flash Version for ATAR080, ATAR090/890 and ATAR092/892 |
| ATAM893X-TKQYZ | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Flash Version for ATAR080, ATAR090/890 and ATAR092/892 |
| ATAM893X-TKSYZ | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Flash Version for ATAR080, ATAR090/890 and ATAR092/892 |
| ATAM894 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8k-flash Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。