- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16215 > CP2201EK (Silicon Laboratories Inc)KIT EVAL FOR CP2201 ETH CTRLR PDF資料下載
參數(shù)資料
| 型號： | CP2201EK |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 72/108頁 |
| 文件大小： | 0K |
| 描述： | KIT EVAL FOR CP2201 ETH CTRLR |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 接口，以太網(wǎng)傳感器 |
| 嵌入式： | 是，MCU，8 位 |
| 已用 IC / 零件： | CP2200，CP2201 |
| 主要屬性： | 溫度和光傳感器 |
| 次要屬性： | 圖形用戶界面 |
| 已供物品： | 板，電源，線纜，CD |
| 產(chǎn)品目錄頁面： | 627 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | 336-1313-ND - IC ETH CTRLR SNGL-CHIP 28QFN 336-1312-ND - IC ETH CTRLR SNGL-CHIP 48TQFP |
| 其它名稱： | 336-1316 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁當(dāng)前第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
CP2200/1
66
Rev. 1.0
12.6. Advanced Receive Buffer Operation
Receive buffer operation is automatically handled by hardware and does not require any assistance from the host
processor. Note: The information in this section is provided for reference purposes only and will typically
not be used except when debugging a problem and additional control over the receive buffer is required.
Figure 18 shows a detailed block diagram of the receive buffer. As packets arrive and pass through the receive
filter, they are added to the circular receive buffer at the address pointed to by the tail pointer. The FIFO tail pointer
is incremented after each byte is received. As soon as a new packet arrives, the receive buffer controller searches
for an unused TLB slot to store data about the received packet. If an unused TLB slot is found, it is claimed and
assigned to the packet currently being received by setting the slot’s valid bit to ‘1’. A Packet Received interrupt will
be generated after the entire packet is copied to the buffer. If all 8 slots are full (valid bits for all slots are set to ‘1’),
then the packet will be dropped and a Receive FIFO Full interrupt will be generated.
Each TLB slot holds information about its assigned packet such as starting address in the buffer, length, and
information about the packet such as the type (broadcast, multicast, unicast) and any errors that occurred during
reception (CRC error, incomplete packet, etc.). The receive buffer controller rotates through the TLB slots in a
circular fashion. For debugging purposes, the host processor may access any TLB slot using the TLB registers
listed in Table 17.
Figure 18. Receive Buffer Block Diagram
The oldest packet received starts at the address pointed to by the FIFO head pointer. This packet (packet #1 in
Figure 18) will be referred to as the current packet. The FIFO head pointer is used by the AutoRead interface to
read data from the current packet. As data is read using the AutoRead interface, the FIFO head pointer is
incremented until the entire packet is read out. Once the packet is read out, the host processor must clear the valid
bit of the packet by writing a ‘1’ to RXCLRV (RXCN.2). If the host processor chooses not to read the entire packet,
the valid bit should be cleared (and unread data skipped) by writing a ‘1’ to RXSKIP (RXCN.1).
A copy of the TLB slot associated with the current packet is always available by reading the CTLB registers listed in
Table 16. The same information can be obtained by reading CPTLB to determine the current TLB slot, then directly
accessing the slot using the registers in Table 17.
0
1
0
FIFO Head Pointer
FIFO Tail Pointer
Packet #1
Packet #2
Packet #3
4 KB
Receive
Buffer
TLB0
TLB1
TLB2
TLB3
TLB4
TLB5
TLB6
TLB7
Translation Look-aside Buffer
(8-entry circular or random access)
Current packet address,
length, and information.
Valid Bit
CPINFO/
CPLEN/
CPADDR
Copy of
Current TLB
CPTLB
Current TLB
Entry Number
(e.g. 0 for TLB0)
RXAUTORD
Autoread interface automatically manages read pointers. TLB Entries are typically not
accessed by the host.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PM1210-820J-RC | INDUCTOR 82UH 5% 1210 SMD |
| H3WWH-6036G | IDC CABLE - HPL60H/AE60G/HPL60H |
| UPS2C471MRD | CAP ALUM 470UF 160V 20% RADIAL |
| A3CKB-4006M | IDC CABLE - AKC40B/AE40M/APK40B |
| MODEMDK | KIT DEV EMBEDDED MODEM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CP2201-GM | 功能描述:以太網(wǎng) IC Ethernet Controller RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| CP2201-GMR | 功能描述:以太網(wǎng) IC Ethernet Controller RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| CP-220-K | 制造商:PREMO 制造商全稱:PREMO CORPORATION S.L 功能描述:Coils and Chokes for general use |
| CP221 | 制造商:CENTRAL 制造商全稱:Central Semiconductor Corp 功能描述:Small Signal Transistor |
| CP-221 1 1/2"BL 100' | 功能描述:HEATSHRNK CP221 1-1/2" X 100'BLK 制造商:3m 系列:CP-221 零件狀態(tài):過期 類型:套管，彈性 收縮率:2 至 1 長度:100'（30.48m） 內(nèi)徑（出廠）:1.500"（38.1mm） 內(nèi)徑 - 恢復(fù)后:0.752"（19.1mm） 恢復(fù)后的壁厚:0.040"（1.02mm） 材料:聚烯烴（PO） 特性:自熄滅 顏色:黑 工作溫度:-55°C ~ 135°C 收縮溫度:121°C 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。