參數(shù)資料
型號： CR16HCS9VJE8Y
英文描述： Microcontroller
中文描述： 微控制器
文件頁數(shù)： 68/157頁
文件大小： 1256K
代理商： CR16HCS9VJE8Y
www.national.com
68
MSK goes idle again. The MSK idle state can be either high
or low, depending on the MIDL bit.
17.3
In Slave mode, the MSK pin is an input for the shift clock
MSK. MDIDO is placed in TRI-STATE mode when MCS is in-
active. Data transfer is enabled when MCS is active.
The slave starts driving MDIDO when MCS is activated. The
most significant bit (lower byte in 8-bit mode or upper byte in
16-bit mode) is output onto the MDIDO pin first. After eight or
sixteen clocks (depending on the selected mode), the data
transfer is completed.
If a new shift process starts before MWDAT was written, i.e.,
while MWDAT does not contain any valid data, and the “Echo
Enable” (MECH) bit is set to 1, the data received from MDODI
is transmitted on MDIDO in addition to being shifted to MW-
DAT. If the MECH bit is cleared to 0, the data transmitted on
MDIDO is the data held in the MWDAT register, regardless of
its validity. The master may negate the MCS signal to syn-
chronize the bit count between the master and the slave. In
the case that the slave is the only slave in the system, MCS
can be tied to V
SS
.
17.4
INTERRUPT GENERATION
An interrupt is generated in any of the following cases:
— When the read buffer is full (MRBF=1) and the “Enable
Interrupt for Read” bit is set (MEIR=1).
— Whenever the shifter is not busy, i.e. the MBSY bit is
cleared (MBSY=0) and the “Enable Interrupt for Write”
bit is set (MEIW=1).
— When an overrun condition occurs (MOVR is set to 1)
and the “Enable Interrupt on Overrun” bit is set
(MEIO=1). This usage is restricted to master mode.
Figure 30 illustrates the various interrupt capabilities of this
module.
SLAVE MODE
17.5
The software interacts with the MICROWIRE interface by ac-
cessing the MICROWIRE registers. There are five such reg-
isters:
— MICROWIRE Data Register (MWDAT)
MICROWIRE INTERFACE REGISTERS
— MICROWIRE Control Register (MWCTL)
— MICROWIRE Status Register (MWSTAT)
17.5.1
The MWDAT register is a word-wide, read/write register used
to transmit and receive data through the MDODI and MDIDO
pins. Figure 31 shows the hardware structure of the register.
MICROWIRE Data Register (MWDAT)
Figure 29.
Alternate Mode, MIDL Bit = 1
End of Transfer
Sample Point
Shift Out
Data Out
Data In
msb
msb-1
msb-2
Bit 1
Bit 0 (lsb)
msb
msb-1
msb-2
Bit 1
Bit 0 (lsb)
MSKn
Figure 30.
MWSPI Interrupts
Interrupt
MWSPI
MOVR = 1
MRBF = 1
MBSY = 0
MEIW
MEIR
MEIO
相關PDF資料
PDF描述
CR16HCT5
CR16HCT5VJE7Y Microcontroller
CR16HCT5VJE8Y Microcontroller
CR16HCT5VJE9Y Microcontroller
CR16HCT9
相關代理商/技術參數(shù)
參數(shù)描述
CR16HCS9VJE9 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Family of 16-bit CAN-enabled CompactRISC Microcontrollers
CR16HCS9VJI0 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Family of 16-bit CAN-enabled CompactRISC Microcontrollers
CR16HCS9VJI1 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Family of 16-bit CAN-enabled CompactRISC Microcontrollers
CR16HCS9VJI2 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Family of 16-bit CAN-enabled CompactRISC Microcontrollers
CR16HCS9VJI3 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Family of 16-bit CAN-enabled CompactRISC Microcontrollers
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*