- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366891 > CR16HCT9 PDF資料下載
參數(shù)資料
| 型號(hào)： | CR16HCT9 |
| 文件頁(yè)數(shù)： | 109/157頁(yè) |
| 文件大?。?/td> | 1256K |
| 代理商： | CR16HCT9 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)當(dāng)前第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)
109
www.national.com
“0”
“1”
level of the CAN receive pin CANRX.
“0”
dominate state is “0”; recessive state is “1”
“1”
dominate state is “1”; recessive state is “0”
Buffer Lock. With this bit the user can configure
the buffer lock function. If this feature is en-
abled, a buffer will be locked upon a successful
frame reception. The buffer will be unlocked
again by writing RX_READY in the buffer sta-
tus register, i.e., after reading data.
“0”
lock function is disabled for all buffers
“1”
lock function is enabled for all buffers
Time Sync Enable. The Time Sync bit enables
or disables the time stamp synchronization
function of the CR16CAN.
“0”
Time synchronization disabled. The Time
Stamp counter value is not reset upon re-
dominate state is “0”; recessive state is “1”
dominate state is “1”; recessive state is “0”
CRX
BUFFLOC
TSTPEN
ception or transmission of a message to/
from buffer 0.
Time synchronization enabled. The Time
Stamp counter value is reset upon recep-
tion or transmission of a message to/from
buffer 0.
Data Direction. By setting or resetting the DDIR
bit, the user can select the direction the data
bytes are transmitted and received. The
CR16CAN transmits and receives the CAN
data byte Data1 first and the data byte Data8
last (Data1, Data2,...,Data7, Data8).
If DDIR is set to “0” the data contents of a re-
ceived message is stored with the first byte at
the highest data address and the last data at
the lowest data address (see Figure 69). The
same applies for transmitted data.
“1”
DDIR
Figure 69.
Data Direction Bit set to ‘0’
0A
16
08
16
06
16
04
16
Data Bytes
Data8
Data7
Data6
Data5
Data4
Data3
Data2
Data1
ADDR offset
Data1
Data3
Data2
Data4
Data5
Data6
Data7
Data8
t
Sequence of Data Bytes on the Bus
Storage of Data Bytes
in the Buffer Memory
ID
CRC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CR16HCT9VJE7 | Microcontroller |
| CR16HCT9VJE7Y | Microcontroller |
| CR16HCT9VJE8 | Microcontroller |
| CR16HCT9VJE8Y | Microcontroller |
| CR16HCT9VJE9 | Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CR16HCT9VJE7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| CR16HCT9VJE7Y | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| CR16HCT9VJE8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| CR16HCT9VJE8Y | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| CR16HCT9VJE9 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。