- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1909 > CS42L51-DNZ (Cirrus Logic Inc)IC CODEC STEREO W/HDPN AMP 32QFN PDF資料下載
參數(shù)資料
| 型號： | CS42L51-DNZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 22/43頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CODEC STEREO W/HDPN AMP 32QFN |
| 標(biāo)準(zhǔn)包裝： | 60 |
| 類型： | 立體聲音頻 |
| 數(shù)據(jù)接口： | 串行 |
| 分辨率（位）： | 24 b |
| ADC / DAC 數(shù)量： | 2 / 2 |
| 三角積分調(diào)變： | 是 |
| 動態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db)： | 98 / 98 |
| 電壓 - 電源，模擬： | 1.8V，2.5V |
| 電壓 - 電源，數(shù)字： | 1.8V，2.5V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-QFN |
| 供應(yīng)商設(shè)備封裝： | 32-QFN 裸露焊盤（5x5） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 754 (CN2011-ZH PDF) |
| 配用： | 598-1005-ND - BOARD EVAL FOR CS42L51 CODEC |
| 其它名稱： | 598-1627 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
DS679F1
29
CS42L51
4.3.2
High-Pass Filter and DC Offset Calibration
The high-pass filter continuously subtracts a measure of the DC offset from the output of the decimation
filter. If the high-pass filter is “frozen” during normal operation, the current value of the DC offset for the
corresponding channel is held. It is this DC offset that will continue to be subtracted from the conversion
result. This feature makes it possible to perform a system DC offset calibration by:
1.
Running the CODECwith the high-pass filter enabled and the DC offset not “frozen” until the filter
settles. See the Digital Filter Characteristics for filter settling time.
2.
Freezing the DC offset.
The high-pass filters are controlled using the ADCx_HPFRZ and ADCx_HPFEN bits.
If a particular ADC channel is used to measure DC voltages, the high-pass filter may be disabled using
the ADCx_HPFEN bit.
4.3.3
Digital Routing
The digital output of the ADC may be internally routed to the signal processing engine (SPE) for playback
of analog input signals. Volume to the DAC may be controlled using the ADCMIX[6:0] bits. The serial input
data may also be routed to the ADC serial interface using the DIGMIX bit. This is useful for recording a
digital mix along with the analog input.
4.3.4
Differential Inputs
The stereo pair inputs act as a single differential input when the MICMIX bit is enabled. This provides com-
mon mode rejection of noise in digitally intense PCB’s where the microphone signal traverses long traces,
or across long microphone cables as illustrated in Figure 9.
Since the mixer provides a differential combination of the two signals, the potential input mix may exceed
the maximum full-scale input and result in clipping. The level out of the mixer, therefore, is automatically
attenuated 6 dB. Gain may be applied using either the analog PGA or MIC Pre-amp or the digital ADCMIX
volume control to re-adjust a small signal to desired levels.
The analog inputs may also be used as a differential input pair as illustrated in Figure 10. The two chan-
nels are differentially combined when the MICMIX bit is enabled.
4.3.4.1
External Passive Components
The microphone input is internally biased to VQ. Input signals must be AC coupled using external capaci-
tors with values consistent with the desired high-pass filter design. The MICINx input resistance of 50 k
may be combined with an external capacitor of 1
F to achieve the cutoff frequency defined by the equa-
tion,
An electrolytic capacitor must be placed such that the positive terminal is positioned relative to the side with
the greater bias voltage. The MICBIAS voltage level is controlled by the MICBIAS_LVL[1:0] bits.
Software
Controls:
Software
Controls:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS42L55-DNZR | IC CODEC STER H-HDPN AMP 36-QFN |
| CS42L73-CWZR | IC CODEC AUDIO TELEPHONY 64WLCSP |
| CS47028B-DQZR | IC AUDIO SOC SGL 32BIT 100-LQFP |
| CS48DV2A-DQZR | IC DSP AUDIO 32BIT 2CH 48-LQFP |
| CS48DV2B-DQZR | IC DSP AUDIO 32BIT 2CH 48-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS42L51-DNZR | 功能描述:接口—CODEC IC LV Stereo Codec F Digital Audio Apps RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| CS42L52 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:2Low-power, Stereo CODEC w/ Headphone & Speaker Amps |
| CS42L52_08 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:2Low-power, Stereo CODEC w/ Headphone & Speaker Amps |
| CS42L52-CNZ | 功能描述:接口—CODEC Low Power Stereo CODEC w/ HP+Spkr Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| CS42L52-CNZ/B1 | 制造商:Cirrus Logic 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。